EP9302-CQZ Cirrus Logic Inc, EP9302-CQZ Datasheet - Page 428

• Manufacturer Part Number: EP9302-CQZ
• Description: IC ARM9 SOC PROCESSOR 208LQFP
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9302-CQZ

• Program Memory Type: ROMless
• Package / Case: 208-LQFP
• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 19
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 5x12b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• Data Ram Size: 16 bit
• Interface Type: USB, USART, SPI
• Maximum Clock Frequency: 200 MHz
• Number Of Programmable I/os: 37
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9302A-Z
• Controller Family/series: (ARM9)
• No. Of I/o's: 19
• Ram Memory Size: 16MB
• Cpu Speed: 200MHz
• No. Of Timers: 4
• Embedded Interface Type: AC97, I2S, SPI, UART, USB
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1132 - KIT DEVELOPMENT EP9302 ARM9
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 598-1137

10
10-34
DMA Controller
EP93xx User’s Guide
DAH:
SAH:
TM:
ETDP:
DACKP:
DREQP:
Copyright 2007 Cirrus Logic
Destination Address Hold - This bit is used for external
M2P transfers where the external memory destination is a
memory-mapped FIFO-based device (with one address
location) or for internal peripheral transfers (M2P) to the
peripheral’s FIFO buffer.
1 - Hold the destination address throughout the transfer
(do not increment).
0 - Increment the destination address after each transfer in
the transaction.
Source Address Hold - This bit is used for external DMA
transfers where the external memory source is a memory-
mapped FIFO-based device (with one address location) or
for internal register locations.
1 - Hold the source address throughout the transfer (do
not increment).
0 - Increment the source address after each transfer in the
transaction.
Transfer Mode:
00 - Software initiated DMA transfer.
01 - Hardware initiated external DMA transfer, that is,
transfer from memory to external device or to IDE or SSP.
10 - Hardware initiated external DMA transfer, that is,
transfer from external device (or IDE/SSP) to memory.
11 - Not used.
End-of-Transfer/Terminal Count pin Direction & Polarity:
00 - The DEOT/TC pin is programmed as an active low
end-of-transfer input.
01 - The DEOT/TC pin is programmed as an active high
end-of-transfer input.
10 - The DEOT/TC pin is programmed as an active low
terminal count output.
11 - The DEOT/TC pin is programmed as an active high
terminal count output.
DMA Acknowledge pin Polarity:
0 - DACK is active low.
1 - DACK is active high.
DMA Request pin Polarity. These bits must be set before
the channels ENABLE bit is set. Otherwise the reset
value, “00”, will cause the DMA to look for an active low,
level sensitive DREQ.
00 - DREQ is active low, level sensitive.
01 - DREQ is active high, level sensitive.
10 - DREQ is active low, edge sensitive.
11 - DREQ is active high, edge sensitive.
DS785UM1