R5F363AENFA#U0 Renesas Electronics America, R5F363AENFA#U0 Datasheet - Page 144

• Manufacturer Part Number: R5F363AENFA#U0
• Description: MCU 4KB FLASH 256/16K 100-QFP
• Manufacturer: Renesas Electronics America
• Series: M16C/60/63r

Specifications of R5F363AENFA#U0

• Core Processor: M16C/60
• Core Size: 16/32-Bit
• Speed: 20MHz
• Connectivity: EBI/EMI, I²C, SIO, UART/USART
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 85
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 20K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 26x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 100-QFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

M16C/63 Group
REJ09B0510-0100 Rev.1.00 Sep 15, 2009
Page 106 of 836
8.5
8.6
In single-chip mode, the f1, f8, f32 or fC clock can be output from the CLKOUT pin. Use bits CM01 to
CM00 in the CM0 register, and the PCLK5 bit in the PCLKR register to select a clock. f8 has the same
frequency as f1 divided by 8, and f32 has the same frequency as f1 divided by 32.
Set the frequency of the clock output from the CLKOUT pin to f(BCLK) or below.
The system clock protection function prohibits the CPU clock from changing clock sources when the main
clock is selected as the CPU clock source. This is to prevent the CPU clock from stopping due to an
unexpected program operation.
When the PM21 bit in the PM2 register is set to 1 (clock change disabled), the following bits remain
unchanged even if they are written to:
To use the system clock protect function, set the CM05 bit in the CM0 register to 0 (main clock oscillation)
and CM07 bit to 0 (main clock as CPU clock source), and then follow the steps below.
When the PM21 bit is 1, do not execute the WAIT instruction.
•
•
•
•
•
(1) Set the PRC1 bit in the PRCR register to 1 (write to PM2 register enabled).
(2) Set the PM21 bit in the PM2 register to 1 (clock change disabled).
(3) Set the PRC1 bit in the PRCR register to 0 (write to PM2 register disabled).
The CM02 bit in the CM0 register (peripheral function clock f1 in wait mode)
The CM05 bit in the CM0 register (to prevent the main clock from being stopped)
The CM07 bit in the CM0 register (clock source of the CPU clock)
The CM10 bit in the CM1 register (MCU does not enter stop mode)
The CM20 bit in the CM2 register (oscillator stop/restart detect function set)
Clock Output Function
System Clock Protection Function
8. Clock Generator