PIC16F1824-I/P Microchip Technology, PIC16F1824-I/P Datasheet - Page 102

• Manufacturer Part Number: PIC16F1824-I/P
• Description: IC PIC MCU 8BIT 14KB FLSH 14PDIP
• Manufacturer: Microchip Technology
• Series: PIC® XLP™ 16Fr

Specifications of PIC16F1824-I/P

• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 32MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 11
• Program Memory Size: 7KB (4K x 14)
• Program Memory Type: FLASH
• Eeprom Size: 256 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 14-DIP (0.300", 7.62mm)
• Processor Series: PIC16F
• Core: PIC
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

PIC16(L)F1824/1828
Even if the flag bits were checked before executing a
SLEEP instruction, it may be possible for flag bits to
become set before the SLEEP instruction completes. To
determine whether a SLEEP instruction executed, test
the PD bit. If the PD bit is set, the SLEEP instruction
was executed as a NOP.
FIGURE 9-1:
TABLE 9-1:
DS41419B-page 102
Name
INTCON
IOCAF
IOCAN
IOCAP
IOCBF
IOCBN
IOCBP
PIE1
PIE2
PIR1
PIR2
STATUS
WDTCON
Legend:
Note 1:
Instruction Flow
(INTCON reg.)
Note
Interrupt flag
GIE bit
Instruction
Fetched
Instruction
Executed
CLKOUT
OSC1
(1)
(1)
(1)
1:
2:
3:
4:
PC
(1)
(2)
— = unimplemented, read as ‘0’. Shaded cells are not used in Power-down mode.
PIC16F/LF1828 only.
XT, HS or LP Oscillator mode assumed.
CLKOUT is not available in XT, HS, or LP Oscillator modes, but shown here for timing reference.
T
GIE = 1 assumed. In this case after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.
TMR1GIE
TMR1GIF
OST
IOCBN7
IOCBP7
IOCBF7
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1
Inst(PC) = Sleep
OSFIE
OSFIF
Bit 7
GIE
—
—
—
—
—
Inst(PC - 1)
= 1024 T
SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE
PC
WAKE-UP FROM SLEEP THROUGH INTERRUPT
OSC
IOCBF6
IOCBN6
IOCBP6
PEIE
ADIE
ADIF
Bit 6
C2IE
C2IF
(drawing not to scale). This delay applies only to XT, HS or LP Oscillator modes.
—
—
—
—
—
Inst(PC + 1)
Sleep
PC + 1
WDTPS4
TMR0IE
IOCAN5
IOCAP5
IOCBN5
IOCBP5
IOCAF5
IOCBF5
RCIE
RCIF
Bit 5
C1IE
C1IF
—
Processor in
Sleep
WDTPS3
IOCAN4
IOCBN4
IOCAF4
IOCAP4
IOCBF4
IOCBP4
PC + 2
INTE
TXIE
EEIE
EEIF
Bit 4
TXIF
TO
Preliminary
T
OST (3)
WDTPS2
IOCAF3
IOCAN3
IOCAP3
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
SSP1IE
BCL1IE
SSP1IF
BCL1IF
IOCIE
Bit 3
Interrupt Latency
Inst(PC + 2)
Inst(PC + 1)
PD
—
—
—
PC + 2
WDTPS1
IOCAN2
IOCAP2
TMR0IF
IOCAF2
CCP1IE
CCP1IF
Bit 2
—
—
—
—
—
Z
(4)
Dummy Cycle
PC + 2
WDTPS0
IOCAN1
IOCAF1
IOCAP1
TMR2IE
TMR2IF
Bit 1
INTF
DC
—
—
—
—
—
 2010 Microchip Technology Inc.
Dummy Cycle
Inst(0004h)
0004h
SWDTEN
IOCAF0
IOCAN0
IOCAP0
TMR1IE
CCP2IE
TMR1IF
CCP2IF
IOCIF
Bit 0
—
—
—
C
Inst(0005h)
Inst(0004h)
Register on
0005h
Page
142
142
142
144
143
143
105
93
94
95
97
98
26