DJLXT386LE.B2 Intel, DJLXT386LE.B2 Datasheet - Page 27

• Manufacturer Part Number: DJLXT386LE.B2
• Manufacturer: Intel

Specifications of DJLXT386LE.B2

• Lead Free Status / RoHS Status: Not Compliant

QUAD T1/E1/J1 Transceiver — LXT386
3.3
Transmitter
The four low power transmitters of the LXT386 are identical.
Transmit data is clocked serially into the device at TPOS/TNEG in the bipolar mode or at TDATA
in the unipolar mode. The transmit clock (TCLK) supplies the input synchronization. Unipolar I/O
and HDB3/B8ZS/AMI encoding/decoding is selected by pulling TNEG High for more than 16
consecutive TCLK clock cycles. The transmitter samples TPOS/TNEG or TDATA inputs on the
falling edge of TCLK. Refer to the Test Specifications Section for MCLK and TCLK timing
characteristics. If TCLK is not supplied, the transmitter remains powered down and the TTIP/
TRING outputs are held in a High Z state. In addition, fast output tristatability is also available
through the OE pin (all ports) and/or the port’s OEx bit in the Output Enable Register (OER).
Zero suppression is available only in Unipolar Mode. The two zero-suppression types are B8ZS,
used in T1 environments, and HDB3, used in E1 environments. The scheme selected depends on
whether the device is set for T1 or E1 operation (determined by LEN2-0 pulse shaping settings).
The LXT386 also supports AMI line coding/decoding as shown in
Figure
6. In Hardware mode,
AMI coding/decoding is selected by the CODEN pin. In host mode, AMI coding/decoding is
selected by bit 4 in the GCR (Global Control Register).
Figure 6. 50% AMI Encoding
TTIP
Bit Cell
1
1
0
TRING
Each output driver is supplied by a separate power supply (TVCC and TGND). The transmit pulse
shaper is bypassed if no MCLK is supplied while TCLK is pulled high. In this case TPOS and
TNEG control the pulse width and polarity on TTIP and TRING. With MCLK supplied and TCLK
pulled high the driver enters TAOS (Transmit All Ones pattern). Note that the TAOS generator uses
MCLK as a timing reference. In order to assure that the output frequency is within specification
limits, MCLK must have the applicable stability.TAOS is inhibited during Remote Loopback.
Datasheet
27