MC9S12XDT512CAA Freescale, MC9S12XDT512CAA Datasheet - Page 205

no-image

MC9S12XDT512CAA

Manufacturer Part Number
MC9S12XDT512CAA
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S12XDT512CAA

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
40MHz
Interface Type
CAN/I2C/SCI/SPI
Total Internal Ram Size
32KB
# I/os (max)
59
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/3.15V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
80
Package Type
PQFP
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDT512CAA
Manufacturer:
FREESCALE
Quantity:
2 235
Part Number:
MC9S12XDT512CAA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDT512CAA
Manufacturer:
FREESCALE
Quantity:
2 235
Part Number:
MC9S12XDT512CAAR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Figure 6-22
Two concurrent threads are running on the system. One is running on the S12X_CPU and the other is
running on the RISC core. They both have a critical section of code that accesses the same system resource.
To guarantee that the system resource is only accessed by one thread at a time, the critical code sequence
must be embedded in a semaphore lock/release sequence as shown.
6.4.5
The XGATE module will immediately terminate program execution after detecting an error condition
caused by erratic application code. There are three error conditions:
All opcodes which are not listed in section
and opcode fetches as well as illegal load and store accesses are defined on chip level. Refer to the
S12X_MMC Section for a detailed information.
Freescale Semiconductor
Execution of an illegal opcode
Illegal vector or opcode fetches
Illegal load or store accesses
Software Error Detection
gives an example of the typical usage of the XGATE hardware semaphores.
Figure 6-22. Algorithm for Locking and Releasing Semaphores
XGSEM
S12X_CPU
%1
XGSEM
sequence
critical
.........
.........
code
XGSEMx
MC9S12XDP512 Data Sheet, Rev. 2.21
%1?
%0
Section 6.8, “Instruction Set”
XGATE
sequence
critical
CSEM
SSEM
.........
BCC?
.........
code
are illegal opcodes. Illegal vector
Chapter 6 XGATE (S12XGATEV2)
205

Related parts for MC9S12XDT512CAA