L-ET1011C2-CI-D LSI, L-ET1011C2-CI-D Datasheet - Page 54
L-ET1011C2-CI-D
Manufacturer Part Number
L-ET1011C2-CI-D
Description
Manufacturer
LSI
Datasheet
1.L-ET1011C2-CI-D.pdf
(85 pages)
Specifications of L-ET1011C2-CI-D
Number Of Receivers
1
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
L-ET1011C2-CI-D
Manufacturer:
LSI
Quantity:
1 145
Part Number:
L-ET1011C2-CI-D
Manufacturer:
LSI
Quantity:
20 000
Company:
Part Number:
L-ET1011C2-CI-DT
Manufacturer:
MICROCHIP
Quantity:
1 000
Gigabit Ethernet Transceiver
Register Description
Register Functions/Settings
Table 44. Interrupt Mask Register—Address 24
1. MDINT_N is asserted (active-low) if MII interrupt pending = 1.
54
15:11
Bit
10
9
8
7
6
5
4
3
2
1
0
Reserved
TDR/IP Phone
MDIO Sync Lost
Autonegotiation
Status Change
CRC Errors
Next Page Received 1 = Interrupt enabled.
Error Counter Full
FIFO Overflow/
Underflow
Receive Status
Change
Link Status Change 1 = Interrupt enabled.
Automatic Speed
Downshift
MDINT_N Enable
Name
(continued)
1 = Interrupt enabled.
0 = Interrupt disabled.
1 = Interrupt enabled.
0 = Interrupt disabled.
1 = Interrupt enabled.
0 = Interrupt disabled.
1 = Interrupt enabled.
0 = Interrupt disabled.
0 = Interrupt disabled.
1 = Interrupt enabled.
0 = Interrupt disabled.
1 = Interrupt enabled.
0 = Interrupt disabled.
1 = Interrupt enabled.
0 = Interrupt disabled.
0 = Interrupt disabled.
1 = Interrupt enabled.
0 = Interrupt disabled.
1 = MDINT_N enabled
0 = MDINT_N disabled.
(continued)
Interrupt Mask Register
Description
1
.
—
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
—
Default
—
September 2007
0
0
0
0
0
0
0
0
0
0
0
LSI Corporation
Notes
—
—
—
—
—
—
—
—
—
—
—
—