CS8952-IQZ Cirrus Logic Inc, CS8952-IQZ Datasheet - Page 34

IC TXRX 100/10 PHY 100TQFP

CS8952-IQZ

Manufacturer Part Number
CS8952-IQZ
Description
IC TXRX 100/10 PHY 100TQFP
Manufacturer
Cirrus Logic Inc
Type
Transceiverr
Datasheet

Specifications of CS8952-IQZ

Package / Case
100-TQFP, 100-VQFP
Protocol
MII
Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Product
Ethernet Transceivers
Number Of Transceivers
1
Standard Supported
100BASE-FX or 100BASE-TX or 10BASE-T
Data Rate
10 Mbps or 100 Mbps
Supply Voltage (max)
6 V
Supply Voltage (min)
- 0.3 V
Supply Current (max)
+/- 10 mA
Maximum Operating Temperature
+ 70 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
598-1208

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS8952-IQZ
Manufacturer:
CIRRUS
Quantity:
560
Part Number:
CS8952-IQZ
Manufacturer:
CIRRUS
Quantity:
70
Part Number:
CS8952-IQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS8952-IQZ
Manufacturer:
CRYSTAL
Quantity:
20 000
Part Number:
CS8952-IQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
CrystalLAN™ 100BASE-X and 10BASE-T Transceiver
DS206F1
3
2
1
0
BIT
Auto-Neg Ability
Link Status
Jabber Detect
Extended Capability Read Only 1
NAME
Read Only 1
Read Only 0
Read Only 0
TYPE
RESET
This bit indicates that the CS8952 has auto-negotia-
tion capability. Therefore this bit will always read
back a value of 1.
When set, this bit indicates that a valid link has been
established. Upon a link failure, this bit is cleared and
latched. It will remain cleared until this register is
read.
In 10BASE-T mode, if the last transmission is longer
than 105 ms, then the packet output is terminated by
the jabber logic and this bit is set. If JabberiE (Inter-
rupt Mask Register (address 10h), bit 3) is set, an MII
Interrupt will be generated.
This bit is implemented with a latching function so
that the occurrence of a jabber condition causes it to
become set until it is cleared by a read to this regis-
ter, a read to the Interrupt Status Register (address
11h), or a reset.
No jabber detect function has been defined for
100BASE-TX.
This bit indicates that an extended register set may
be accessed (registers beyond address 01h). This bit
always reads back a value of 1.
DESCRIPTION
CS8952
34

Related parts for CS8952-IQZ