PEB2256H-V12 Infineon Technologies, PEB2256H-V12 Datasheet - Page 230
PEB2256H-V12
Manufacturer Part Number
PEB2256H-V12
Description
IC INTERFACE LINE 3.3V 80-MQFP
Manufacturer
Infineon Technologies
Datasheet
1.PEB2256H-V12.pdf
(490 pages)
Specifications of PEB2256H-V12
Applications
*
Interface
*
Voltage - Supply
*
Package / Case
80-SQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PEB2256H-V12
PEB2256H-V12IN
PEB2256H-V12IN
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PEB2256H-V12
Manufacturer:
Infineon Technologies
Quantity:
10 000
- Current page: 230 of 490
- Download datasheet (6Mb)
Framer Mode Register 1 (Read/Write)
Value after reset: 00
FMR1
MFCS
AFR
ENSA
PMOD
Data Sheet
MFCS
7
Multiframe Force Resynchronization
Only
(FMR2.RFS(1:0) = 10).
A transition from low to high initiates the resynchronization procedure
for CRC-multiframe alignment without influencing doubleframe
synchronous state. In case, “Automatic Force Resynchronization”
(FMR1.AFR) is enabled and multiframe alignment cannot be
regained, a new search of doubleframe (and CRC multiframe) is
automatically initiated.
Automatic Force Resynchronization
Only
(FMR2.RFS(1:0) = 10).
If this bit is set, a search of doubleframe alignment is automatically
initiated if two multiframe patterns with a distance of n
not been found within a time interval of 8 ms after doubleframe
alignment has been regained or command FMR1.MFCS has been
issued.
Enable S
Only applicable if FMR1.XFS is set.
0 =
1 =
PCM Mode
For E1 application this bit must be set low. Switching from E1 to T1 or
vice versa the device needs up to 20 s to settle up to the internal
clocking.
0 =
AFR
H
PCM 30 or E1 mode.
Normal operation. The S
XSW.XY(4:0) and written to bits RSW.RY(4:0).
S
registers XSA(8:4). In addition, the received information is
written to registers RSA(8:4). Transmitting of the contents of
registers XSA(8:4) is disabled if one of time slot 0 transparent
modes is enabled (XSP.TT0 or TSWM.SA(8:4)).
a
valid
valid
-bit register access. The S
ENSA
a
-Bit Access through Register XSA4-8
if
if
PMOD
CRC
CRC
230
XFS
multiframe
multiframe
a
-bit information is taken from bits
a
-bit information is taken from the
ECM
SSD0
format
format
FALC56 V1.2
XAIS
is
is
E1 Registers
0
PEB 2256
2 ms have
2002-08-27
selected
selected
(1D)
Related parts for PEB2256H-V12
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Discrete, Hybrid V Discrete Solutions
Manufacturer:
Infineon Technologies AG
Part Number:
Description:
E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications
Manufacturer:
Infineon Technologies Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
16-bit microcontroller with 2x2 KByte RAM
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Si-MMIC-amplifier in SIEGET 25-technologie
Manufacturer:
Infineon Technologies AG
Datasheet: