tmp88cs34ng TOSHIBA Semiconductor CORPORATION, tmp88cs34ng Datasheet - Page 91

no-image

tmp88cs34ng

Manufacturer Part Number
tmp88cs34ng
Description
Cmos 8-bit Microcontroller
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp88cs34ng-6F41
Manufacturer:
TOSHIBA
Quantity:
329
(1) Acknowledgement mode specification
(2) Number of transfer bits
and receiving data.
transmissions are always executed in 8 bits. Other than these, the BC retains a specified
value.
a.
b.
Master
Slave
Mode
The BC (bits 7 to 5 in SBICRA) is used to select a number of bits for next transmitting
Since the BC is cleared to “000” as a start condition, a slave address and direction bit
Acknowledgement mode (ACK = “1”)
Non-acknowledgement mode (ACK = “0”)
set to “1”. When a serial bus interface circuit is a master mode, an additional clock
pulse is generated for an acknowledge signal. In a slave mode, a clock is counted for the
acknowledge signal.
acknowledge signal from the receiver during additional clock pulse cycle. In the master
receiver mode, the SDA pin is set to low level generation an acknowledge signal during
additional clock pulse cycle.
set to the I2CAR or when a “GENERAL CALL” is received, the SDA pin is set to low
level generating an acknowledge signal. After the matching of slave address or the
detection of “GENERAL CALL”, in the transmitter the SDA pin is released in order to
receive an acknowledge signal from the receiver during additional clock pulse cycle. In
a receiver, the SDA pin is set to low level generation an acknowledge signal during
additional clock pulse cycle after the matching of slave address or the detection of
“GENERAL CALL”.
In the master mode, a clock pulse for an acknowledge signal is not generated. In the
slave mode, a clock for a acknowledge signal is not counted.
To set the device as an acknowledgement mode, the ACK (bit4 in SBICRA) should be
In the master transmitter mode, the SDA pin is released in order to receive an
In a slave mode, when a received slave address matches to a slave address which is
The Table 2.9.1 shows the SCL and SDA pins status in acknowledgement mode.
To set the device as a non-acknowledgement mode, the ACK should be cleared to “0”.
Table 2.9.1 SCL and SDA Pins Status in Acknowledgement Mode
SDA
When slave address
matches or a general
call is detected
After matching of slave
address or general call
SDA
Pin
SCL
SCL
88CS34-91
Released in order to receive
and acknowledge signal.
Released in order to receive
an acknowledge signal.
Transmitter
A clock is counted for the acknowledge signal.
An additional clock pulse is generated.
Set to low level generating an
acknowledge signal.
Set to low level generating an
acknowledge signal.
Set to low level generating an
acknowledge signal.
TMP88CS34/CP34
Receiver
2007-09-12

Related parts for tmp88cs34ng