AT91SAM9XE128-QU Atmel, AT91SAM9XE128-QU Datasheet - Page 195

• Manufacturer Part Number: AT91SAM9XE128-QU
• Description: MCU ARM9 128K FLASH 208-PQFP
• Manufacturer: Atmel
• Series: AT91SAMr

Specifications of AT91SAM9XE128-QU

• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 180MHz
• Connectivity: EBI/EMI, Ethernet, I²C, MMC, SPI, SSC, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 1.95 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 208-MQFP, 208-PQFP
• Processor Series: AT91SAMx
• Core: ARM926EJ-S
• Data Bus Width: 32 bit
• Data Ram Size: 16 KB
• Interface Type: 2-Wire, EBI, I2S, SPI, USART
• Maximum Clock Frequency: 180 MHz
• Number Of Programmable I/os: 96
• Number Of Timers: 6
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: JTRACE-ARM-2M, KSK-AT91SAM9XE-PL, MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: AT91SAM-ICE, AT91-ISP, AT91SAM9XE-EK
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 4 Channel
• For Use With: AT91SAM9XE-EK - KIT EVAL FOR AT91SAM9XEAT91SAM-ICE - EMULATOR FOR AT91 ARM7/ARM9
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

23. Static Memory Controller (SMC)
23.1
23.2
Table 23-1.
23.3
Table 23-2.
6254C–ATARM–22-Jan-10
Name
NCS[7:0]
NRD
NWR0/NWE
A0/NBS0
NWR1/NBS1
A1/NWR2/NBS2
NWR3/NBS3
A[25:2]
D[31:0]
NWAIT
NWR0
A0
NWR1
A1
NWR3
Description
I/O Lines Description
Multiplexed Signals
Multiplexed Signals
NWE
NBS0
NBS1
NWR2
NBS3
I/O Line Description
Static Memory Controller (SMC) Multiplexed Signals
Description
Static Memory Controller Chip Select Lines
Read Signal
Write 0/Write Enable Signal
Address Bit 0/Byte 0 Select Signal
Write 1/Byte 1 Select Signal
Address Bit 1/Write 2/Byte 2 Select Signal
Write 3/Byte 3 Select Signal
Address Bus
Data Bus
External Wait Signal
The Static Memory Controller (SMC) generates the signals that control the access to the exter-
nal memory devices or peripheral devices. It has 8 Chip Selects and a 26-bit address bus. The
32-bit data bus can be configured to interface with 8-, 16-, or 32-bit external devices. Separate
read and write control signals allow for direct memory and peripheral interfacing. Read and write
signal waveforms are fully parametrizable.
The SMC can manage wait requests from external devices to extend the current access. The
SMC is provided with an automatic slow clock mode. In slow clock mode, it switches from user-
programmed waveforms to slow-rate specific waveforms on read and write signals. The SMC
supports asynchronous burst read in page mode access for page size up to 32 bytes.
NBS2
Related Function
Byte-write or byte-select access, see
8-bit or 16-/32-bit data bus, see
Byte-write or byte-select access see
8-/16-bit or 32-bit data bus, see
Byte-write or byte-select access, see
Byte-write or byte-select access see
AT91SAM9XE128/256/512 Preliminary
“Data Bus Width” on page 197
“Data Bus Width” on page
“Byte Write or Byte Select Access” on page 197
“Byte Write or Byte Select Access” on page 197
“Byte Write or Byte Select Access” on page 197
“Byte Write or Byte Select Access” on page 197
197.
Output
Output
Output
Output
Output
Output
Output
Output
Type
Input
I/O
Active Level
Low
Low
Low
Low
Low
Low
Low
Low
195