AT91SAM9XE128-QU Atmel, AT91SAM9XE128-QU Datasheet - Page 712

MCU ARM9 128K FLASH 208-PQFP

AT91SAM9XE128-QU

Manufacturer Part Number
AT91SAM9XE128-QU
Description
MCU ARM9 128K FLASH 208-PQFP
Manufacturer
Atmel
Series
AT91SAMr
Datasheets

Specifications of AT91SAM9XE128-QU

Core Processor
ARM9
Core Size
16/32-Bit
Speed
180MHz
Connectivity
EBI/EMI, Ethernet, I²C, MMC, SPI, SSC, UART/USART, USB
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
96
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 1.95 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Processor Series
AT91SAMx
Core
ARM926EJ-S
Data Bus Width
32 bit
Data Ram Size
16 KB
Interface Type
2-Wire, EBI, I2S, SPI, USART
Maximum Clock Frequency
180 MHz
Number Of Programmable I/os
96
Number Of Timers
6
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
JTRACE-ARM-2M, KSK-AT91SAM9XE-PL, MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
AT91SAM-ICE, AT91-ISP, AT91SAM9XE-EK
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 4 Channel
For Use With
AT91SAM9XE-EK - KIT EVAL FOR AT91SAM9XEAT91SAM-ICE - EMULATOR FOR AT91 ARM7/ARM9
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM9XE128-QU
Manufacturer:
Atmel
Quantity:
10 000
39.5.1.2
39.5.1.3
712
AT91SAM9XE128/256/512 Preliminary
USB Bus Transactions
USB Transfer Event Definitions
Each transfer results in one or more transactions over the USB bus. There are three kinds of
transactions flowing across the bus in packets:
As indicated below, transfers are sequential events carried out on the USB bus.
Table 39-3.
Notes:
A status transaction is a special type of host-to-device transaction used only in a control transfer.
The control transfer must be performed using endpoints with no ping-pong attributes. According
to the control sequence (read or write), the USB device sends or receives a status transaction.
Control Transfers
Interrupt IN Transfer
(device toward host)
Interrupt OUT Transfer
(host toward device)
Isochronous IN Transfer
(device toward host)
Isochronous OUT Transfer
(host toward device)
Bulk IN Transfer
(device toward host)
Bulk OUT Transfer
(host toward device)
1. Setup Transaction
2. Data IN Transaction
3. Data OUT Transaction
1. Control transfer must use endpoints with no ping-pong attributes.
2. Isochronous transfers must use endpoints with ping-pong attributes.
3. Control transfers can be aborted using a stall handshake.
USB Transfer Events
(1) (3)
(2)
(2)
• Setup transaction > Data IN transactions > Status
• Setup transaction > Data OUT transactions > Status
• Setup transaction > Status IN transaction
• Data IN transaction > Data IN transaction
• Data OUT transaction > Data OUT transaction
• Data IN transaction > Data IN transaction
• Data OUT transaction > Data OUT transaction
• Data IN transaction > Data IN transaction
• Data OUT transaction > Data OUT transaction
OUT transaction
IN transaction
6254C–ATARM–22-Jan-10

Related parts for AT91SAM9XE128-QU