ATSAM3S4AA-MU Atmel, ATSAM3S4AA-MU Datasheet - Page 990

• Manufacturer Part Number: ATSAM3S4AA-MU
• Description: IC MCU 32BIT 256KB FLASH 48QFN
• Manufacturer: Atmel
• Series: SAM3Sr

Specifications of ATSAM3S4AA-MU

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 64MHz
• Connectivity: I²C, MMC, SPI, SSC, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
• Number Of I /o: 34
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 1.62 V ~ 1.95 V
• Data Converters: A/D 8x10/12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
• Processor Series: ATSAM3x
• Core: ARM Cortex M3
• 3rd Party Development Tools: JTRACE-CM3, MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: ATSAM3S-EK
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

39.6.12
39.6.13
990
990
SAM3S Preliminary
SAM3S Preliminary
Fault Output
Write Protection Registers
The ADC Controller internal fault output is directly connected to PWM fault input. Fault output
may be asserted according to the configuration of ADC_EMR (Extended Mode Register) and
ADC_CWR (Compare Window Register) and converted values. This fault line can be enabled or
disabled within PWM.
In case it is activated and asserted by ADC Controller the PWM outputs will be immediately
placed in a safe state (pure combinational path).
To prevent any single software error that may corrupt ADC behavior, certain address spaces
can be write-protected by setting the WPEN bit in the
(ADC_WPMR).
If a write access to the protected registers is detected, then the WPVS flag in the ADC Write Pro-
tect Status Register (ADC_WPSR) is set and the field WPVSRC indicates in which register the
write access has been attempted.
The WPVS flag is reset by writing the ADC Write Protect Mode Register (ADC_WPMR) with the
appropriate access key, WPKEY.
The protected registers are:
“ADC Mode Register” on page 993
“ADC Channel Sequence 1 Register” on page 996
“ADC Channel Sequence 2 Register” on page 997
“ADC Channel Enable Register” on page 998
“ADC Channel Disable Register” on page 999
“ADC Extended Mode Register” on page 1007
“ADC Compare Window Register” on page 1008
“ADC Channel Gain Register” on page 1009
“ADC Channel Offset Register” on page 1010
“ADC Analog Control Register” on page 1012
“ADC Write Protect Mode Register”
6500C–ATARM–8-Feb-11
6500C–ATARM–8-Feb-11