UPD78F0513AMC-GAA-AX Renesas Electronics America, UPD78F0513AMC-GAA-AX Datasheet - Page 631

• Manufacturer Part Number: UPD78F0513AMC-GAA-AX
• Description: MCU 8BIT 38PIN SSOP
• Manufacturer: Renesas Electronics America
• Series: 78K0/Kx2r

Specifications of UPD78F0513AMC-GAA-AX

• Core Processor: 78K/0
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 31
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 6x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

78K0/Kx2
R01UH0008EJ0401 Rev.4.01
Jul 15, 2010
Maskable
Interrupt
Type
Notes 1.
Internal
External
Internal
Internal/
External
2.
3.
4.
Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 20-1.
The default priority determines the sequence of processing vectored interrupts if two or more maskable
interrupts occur simultaneously. Zero indicates the highest priority and 28 indicates the lowest priority.
When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is cleared to 0.
When 8-bit timer/event counter 51 is used in the carrier generator mode, an interrupt is generated upon the
timing when the INTTM5H1 signal is generated (see Figure 9-13 Transfer Timing).
Configuration
Type
Basic
(A)
(B)
(A)
Note 1
Priority
Default
10
11
12
13
14
15
16
17
18
19
0
1
2
3
4
5
6
7
8
9
Note 2
INTLVI
INTP0
INTP1
INTP2
INTP3
INTP4
INTP5
INTSRE6
INTSR6
INTST6
INTCSI10/
INTST0
INTTMH1 Match between TMH1 and CMP01
INTTMH0 Match between TMH0 and CMP00
INTTM50
INTTM000 Match between TM00 and CR000
INTTM010 Match between TM00 and CR010
INTAD
INTSR0
INTWTI
INTTM51
Note 4
Table 20-1. Interrupt Source List (1/2)
Name
Low-voltage detection
Pin input edge detection
UART6 reception error generation
End of UART6 reception
End of UART6 transmission
End of CSI10 communication/end of
UART0 transmission
(when compare register is specified)
(when compare register is specified)
Match between TM50 and CR50
(when compare register is specified)
(when compare register is specified),
TI010 pin valid edge detection
(when capture register is specified)
(when compare register is specified),
TI000 pin valid edge detection
(when capture register is specified)
End of A/D conversion
End of UART0 reception or reception
error generation
Watch timer reference time interval signal 0028H
Match between TM51 and CR51
(when compare register is specified)
Interrupt Source
Trigger
Note 3
CHAPTER 20 INTERRUPT FUNCTIONS
Address
000AH
000CH
000EH
001AH
001CH
001EH
002AH
0004H
0006H
0008H
0010H
0012H
0014H
0016H
0018H
0020H
0022H
0024H
0026H
Vector
Table
K
B
2
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
−
√
C
K
2
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
D
K
2
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
K
E
2
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
K
F
2
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
√
631