MCF5307FT90B Freescale Semiconductor, MCF5307FT90B Datasheet - Page 390

no-image

MCF5307FT90B

Manufacturer Part Number
MCF5307FT90B
Description
IC MPU 32BIT COLDF 90MHZ 208FQFP
Manufacturer
Freescale Semiconductor
Series
MCF530xr
Datasheets

Specifications of MCF5307FT90B

Core Processor
Coldfire V3
Core Size
32-Bit
Speed
90MHz
Connectivity
EBI/EMI, I²C, UART/USART
Peripherals
DMA, POR, WDT
Number Of I /o
16
Program Memory Type
ROMless
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
208-FQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5307FT90B
Manufacturer:
ON
Quantity:
51
Part Number:
MCF5307FT90B
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MCF5307FT90B
Quantity:
5 510
Part Number:
MCF5307FT90B
Manufacturer:
MOTOLOLA
Quantity:
650
Part Number:
MCF5307FT90B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5307FT90B
Manufacturer:
FREESCALE
Quantity:
20 000
1
Bus Characteristics
18.3 Bus Characteristics
The MCF5307 uses an input clock signal (CLKIN) to generate its internal clock. BCLKO
is the bus clock rate, where all bus operations are synchronous to the rising edge of
BCLKO. Some of the bus control signals (BE/BWE, OE, CSx, and AS) are synchronous to
the falling edge, shown in Figure 18-1. Bus characteristics may differ somewhat for
interfacing with external DRAM.
18-2
These signals change after the falling edge. In Chapter 20, “Electrical Specifications,” these signals are specified
off the rising edge because CLKIN is squared up internally.
Falling-Edge
Rising-Edge
Signal Name
IRQ[7,5,3,1]
SIZ[1:0]
TM[2:0]
TT[1:0]
BCLKO
Signals
Signals
OE
R/W
TIP
Inputs
TA
TS
t
t
t
t
vo
ho
si
hi
=Required input setup time relative to BCLKO edge
=Required input hold time relative to BCLKO edge
=Propagation delay of signal relative to BCLKO edge
=Output hold time relative to BCLKO edge
1
Figure 18-1. Signal Relationship to BCLKO for Non-DRAM Access
Table 18-1. ColdFire Bus Signal Summary (Continued)
Interrupt request
Output enable
Read/write
Transfer size
Transfer acknowledge
Transfer in progress
Transfer modifier
Transfer start
Transfer type
Freescale Semiconductor, Inc.
Description
t
si
For More Information On This Product,
t
t
vo
hi
Go to: www.freescale.com
MCF5307 User’s Manual
I
O
O
O
I
O
O
O
O
MCF5307 Master
t
vo
I
I
I
I
O
Three-state
Three-state
I
Three-state
External Master
t
ho
Rising
Falling
Rising
Rising
Rising
Rising
Rising
Rising
Rising
Edge
t
ho

Related parts for MCF5307FT90B