AT91SAM7S64C-AU Atmel, AT91SAM7S64C-AU Datasheet - Page 720

• Manufacturer Part Number: AT91SAM7S64C-AU
• Description: IC ARM7 MCU 32BIT 64K 64LQFP
• Manufacturer: Atmel
• Series: AT91SAMr

Specifications of AT91SAM7S64C-AU

• Package / Case: 64-LQFP
• Voltage - Supply (vcc/vdd): 1.65 V ~ 1.95 V
• Operating Temperature: -40°C ~ 85°C
• Speed: 55MHz
• Number Of I /o: 32
• Core Processor: ARM7
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Program Memory Size: 64KB (64K x 8)
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Connectivity: I²C, SPI, SSC, UART/USART, USB
• Core Size: 16/32-Bit
• Core: ARM7TDMI
• Package: 64LQFP
• Device Core: ARM7TDMI
• Family Name: AT91
• Maximum Speed: 55 MHz
• Operating Supply Voltage: 1.8|3.3 V
• Data Bus Width: 32 Bit
• Number Of Programmable I/os: 32
• Interface Type: SPI/TWI/USART/USB
• On-chip Adc: 8-chx10-bit
• Number Of Timers: 3
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details
• Other names: AT91SAM7S64B-AU::AT91SAM7S64B-AU

40.19.2
40.19.2.1
40.19.3
40.19.3.1
40.19.4
40.19.4.1
720
AT91SAM7S Series Preliminary
JTAG
Master Clock (MCK)
Non Volatile Memory Bits (NVM Bits)
JTAG: Recommendation for TDI Pin
MCK: Limited Master Clock Frequency Ranges
NVM Bits: Write/Erase Cycles Number
TDI pin shows a weakness which does not effect the operation of the device. If this pin is driven
over 2.0V or exposed to high electrostatic voltages, the pad might be partially destroyed and this
can lead to additional continuous leakage on VDDCORE between 100 and 500 µA.
However, this does not prevent JTAG operations.
The JTAG port remains operational even if the failure on TDI has happened. Therefore the users
can develop their applications in normal conditions, except the overall system power consump-
tion might be higher. It is recommended to handle the devices carefully during PCB soldering
and to correctly ground the manufacturing equipment.
To prevent any failure on the final customer's systems, it is also recommended to tie the TDI pin
at GND in the system production release and to not pull it up, as it is shown on the AT91SAM7S-
EK Evaluation Board schematics.
If the Flash is operating without wait states, the frequency of the Master Clock MCK must be
lower than 3 MHz or higher than 19 MHz.
If the Flash is operating with one wait state, the frequency of the Master Clock MCK must be
lower than 3 MHz or higher than 19 MHz.
If the Flash is operating with two wait states, the frequency of the Master Clock MCK must be
lower than 3 MHz or higher than 25 MHz.
If the Flash is operating with three wait states, the frequency of the Master Clock MCK must be
lower than 3 MHz or higher than 38 MHz.
If these constraints are not respected, the correct operation of the system cannot be guaranteed
and either data or prefetch abort might occur.
The maximum operating frequencies (at 30 MHz @ 0 Wait States and 55 MHz @ 1 Wait State)
as stated in
Note:
The user must ensure that the device is running at the authorized frequency by programming the
PLL properly to not run within the forbidden frequency range.
The maximum number of write/erase cycles for Non Volatile Memory bits is 100. This includes
Lock Bits (LOCKx), General Purpose NVM bits (GPNVMx) and the Security Bit.
This maximum number of write/erase cycles is not applicable to 32 KB Flash memory, it remains
at10K for the Flash memory.
Problem Fix/Workaround
Problem Fix/Workaround
It is not necessary to use 2 o 3 wait states because the Flash can operate at maximum frequency
with only 1 wait state.
Table 37-24, “Embedded Flash Wait States,” on page
578, are still applicable.
6175K–ATARM–30-Aug-10