XR17V358IB176-F Exar Corporation, XR17V358IB176-F Datasheet
XR17V358IB176-F
Specifications of XR17V358IB176-F
Available stocks
Related parts for XR17V358IB176-F
XR17V358IB176-F Summary of contents
Page 1
DECEMBER 2010 GENERAL DESCRIPTION 1 The XR17V358 (V358 single chip 8-channel PCI Express (PCIe) UART (Universal Asynchronous Receiver and Transmitter), optimized for higher performance and lower power. The V358 serves as a single lane PCIe bridge to 8 ...
Page 2
... MPIO7 GND M GND MPIO8 MPIO11 MPIO14 N MPIO9 MPIO12 MPIO15 TRST# P MPIO10 MPIO13 TCK TDO R NC RESET# TDI GND ORDERING INFORMATION ART UMBER ACKAGE XR17V358IB176-F 176-FPBGA Transparent Top View CTS4# TX4 DSR2# GND RTS2# TMRCK DTR4# RX4 CD2# DTR2# RX2 ENIR# DSR4# ...
Page 3
REV. 1.0.2 PIN DESCRIPTIONS AME IN YPE PCIe SIGNALS CLK+ G4 CLK RX+ G1 RX- G2 CLKREQ PERST# L2 REXT H3 MODEM OR SERIAL I/O INTERFACE TX0 ...
Page 4
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART PIN DESCRIPTIONS AME IN YPE RX2 B9 RTS2 CTS2# C8 DTR2 DSR2# A7 CD2# B7 RI2# C7 TX3 N5 O RX3 R5 RTS3 ...
Page 5
REV. 1.0.2 PIN DESCRIPTIONS AME IN YPE CTS5# B3 DTR5 DSR5# C3 CD5# B1 RI5# C2 TX6 R7 O RX6 P8 RTS6 CTS6# R9 DTR6 DSR6# N9 CD6# R10 RI6# ...
Page 6
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART PIN DESCRIPTIONS AME IN YPE D7 F15 I/O D6 F14 I/O D5 F13 I/O D4 E15 I/O D3 E14 I/O D2 D15 I/O D1 E13 I/O D0 C15 I/O ...
Page 7
REV. 1.0.2 PIN DESCRIPTIONS AME IN YPE MPIO6 F3 I/O MPIO7 L3 I/O MPIO8 M2 I/O MPIO9 N1 I/O MPIO10 P1 I/O MPIO11 M3 I/O MPIO12 N2 I/O MPIO13 P2 I/O MPIO14 M4 I/O MPIO15 N3 ...
Page 8
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART PIN DESCRIPTIONS AME IN YPE LX A13 O LX A14 O FB C11 PWRGD D13 O ANCILLARY SIGNALS RESET# R2 TMRCK A10 EN485# C10 ENIR# B10 TEST0 F2 TEST1 ...
Page 9
REV. 1.0.2 FUNCTIONAL DESCRIPTION The XR17V358 (V358) integrates the functions of eight independent enhanced 16550 UARTs, a general purpose 16-bit timer/counter, and 16 multi-purpose I/Os (MPIOs). Each UART channel has its own 16550 UART compatible configuration register set for individual ...
Page 10
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART 1.0 XR17V358 INTERNAL REGISTERS The XR17V358 UART register set is very similar to the previous generation PCI UARTs. This makes the V358 software compatible with the previous generation PCI UARTs. Minimal changes are ...
Page 11
REV. 1.0 PCI L ABLE A DDRESS B T ITS YPE O FFSET 0x00 31:16 EWR Device slave device on expansion interface Device ID - XR17V358 slave device on expansion interface Device ID - XR17V354 ...
Page 12
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART T 1: PCI L ABLE A DDRESS B T ITS YPE O FFSET 0x14 31:0 RWR Unimplemented Base Address Register (returns zeros) 0x18h 31:0 RO Unimplemented Base Address Register (returns zeros) 0x1C 31:0 ...
Page 13
REV. 1.0 PCI L ABLE A DDRESS B T ITS YPE O FFSET 0x7C 31 soft reset when transitioning from D3hot to D0 state 0x80 31:16 RO PCI Express 2.0 capable endpoint, Interrupt Message Number 1 ...
Page 14
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART T 1: PCI L ABLE A DDRESS B T ITS YPE O FFSET 0x104- 31:0 RO Not implemented or not applicable (return zeros) 0x113 0x114 31 Offset 0x4 N : EWR=Read/Write ...
Page 15
REV. 1.0.2 1.3 Device Internal Register Sets The Device Configuration Registers and the eight individual UART Configuration Registers of the V358 occupy 8K of PCI bus memory address space. These addresses are offset onto the basic memory address, a value ...
Page 16
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART T 4: XR17V358 UART ABLE FFSET DDRESS EMORY 0x0000 - 0x000F UART channel 0 Regs 0x0010 - 0x007F Reserved 0x0080 - 0x009A DEVICE CONFIGURATION REGISTERS 0x009B - 0x00FF Reserved 0x0100 ...
Page 17
REV. 1.0 XR17V358 UART ABLE FFSET DDRESS EMORY 0x1000 - 0x100F UART channel 4 Regs 0x1010 - 0x107F Reserved 0x1080 - 0x109A DEVICE CONFIGURATION REGISTERS 0x109B - 0x10FF Reserved 0x1100 - 0x11FF UART 4 – ...
Page 18
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART 1.4 Device Configuration Registers The Device Configuration Registers provide easy programming of general operating parameters to the V358 and for monitoring the status of various functions. These registers control or report on all ...
Page 19
REV. 1.0 ABLE EVICE A [A7:A0] R DDRESS EGISTER Ox098 MPIOINV[15:8] Ox099 MPIOSEL[15:8] 0x09A MPIOOD[15:8] 0x09B Reserved ABLE EVICE A R DDRESS EGISTER - INTERRUPT (read-only) 0x0080 0x0083 0x0084-0x0087 TIMER (read/write) 0x0088-0x008B ANCILLARY1 ...
Page 20
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART Each bit gives an indication of the channel that has requested for service. Bit [0] represents channel 0 and bit [7] indicates channel 7. Logic 1 indicates the channel N [7:0] has called ...
Page 21
REV. 1.0.2 T ABLE Wake-up Indicator is cleared by reading the INT0 register. RXRDY and RXRDY Time-out is cleared by reading data in the RX FIFO. RX Line Status interrupt clears after reading the LSR register that is in the ...
Page 22
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART 16-Bit Timer/Counter Programmable Registers TIMERMSB Register Bit-15 Bit-14 Bit-13 Bit-12 Bit-11 Bit-10 REGA [15:8] Register Reserved. TIMERCNTL [7:0] Register The bits [3:0] of this register are used to issue commands. The commands are ...
Page 23
REV. 1.0.2 TIMER OPERATION The following paragraphs describe the operation of the 16-bit Timer/Counter. The following conventions will be used in this discussion: ’N’ is the 16-bit value programmed in the TIMER MSB, LSB registers ■ ...
Page 24
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART IGURE IMER UTPUT IN NE HOT AND START TIMER COMMAND ISSUED TIMER Output in One-Shot Mode < 'N' Clocks After 'P' TIMER Output in clocks Re-triggerable Mode ...
Page 25
REV. 1.0.2 8X sampling rate. Transmit and receive data rates will double by selecting 8X. If using the 4XMODE, the corresponding bit in this register should be logic 0 Individual UART Channel 8X Clock Mode Enable Bit-7 Bit-6 Bit-5 Bit-4 ...
Page 26
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART The 8-bit SLEEP register enables each UART separately to enter Sleep mode. The SLEEP register is accessible from the Device Configuration Registers in all UART channels but the UART channel can only control ...
Page 27
REV. 1.0.2 1.4.7 REGB Register REGB[18](Read/Write Logic 0 (default) - Global interrupt enable. Interrupts to PCI host are enabled. Logic 1 - Global interrupt disable. Interrupts to PCI host are disabled. REGB[19](Read-Only) Logic 0 - EEPROM load is valid. Logic ...
Page 28
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART There are 2 sets of 6 registers that select, control and monitor the 16 multipurpose inputs and outputs. Figure 8 shows the internal circuitry IGURE ULTIPURPOSE NPUT UTPUT ...
Page 29
REV. 1.0.2 MPIOINT [15:0] (default 0x00) The MPIOINT register enables the multipurpose input pin interrupt MPIO pin is selected by MPIOSEL as an input, then it can be selected to generate an interrupt. MPIOINT bit[0] enables input pin ...
Page 30
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART MPIOSEL [15:0](default 0xFF) The MPIOSEL register defines the MPIOs as either an input or output. A logic 1 (default) defines the pin for input and a logic 0 for output. Bit-7 Bit-6 Bit-5 ...
Page 31
REV. 1.0.2 2.0 TRANSMIT AND RECEIVE DATA There are two methods to load transmit data and unload receive data from each UART channel. First, there is a transmit data register and receive data register for each UART channel as shown ...
Page 32
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART Channel Receive Data in 32-bit alignment through the Configuration Register Address 0x0100, 0x0500, 0x0900, 0x0D00, 0x1100, 0x1500, 0x1900 and 0x1D00 Receive Data Byte n ...
Page 33
REV. 1.0.2 Channel Transmit Data in 32-bit alignment through the Configuration Register Address 0x0100, 0x0500, 0x0900, 0x0D00, 0x1100, 0x1500, 0x1900 and 0x1D00 Transmit Data Byte n+3 Transmit Data Byte n ...
Page 34
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART 3.0 UART There are 8 UARTs channel [7:0] in the V358. Each has its own 256-byte of transmit and receive FIFO, a set of 16550 compatible control and status registers, and a baud ...
Page 35
REV. 1.0 IGURE AUD ATE ENERATOR 125 MHz Clock (Master) or 62.5 MHz Clock (Slave) HIGH PERFORMANCE OCTAL PCI EXPRESS UART To Other Channels DLL, DLM and DLD Registers MCR Bit-7=0 Prescaler (default) Divide by ...
Page 36
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART T 11: T ABLE YPICAL DATA RATES WITH R D EQUIRED IVISOR FOR O D 16x Clock O UTPUT ATA R (Decimal) ATE 2400 3255.21 4800 1627.60 9600 813.80 10000 781.25 19200 406.90 ...
Page 37
REV. 1.0.2 T 12: T ABLE YPICAL DATA RATES WITH R D EQUIRED IVISOR FOR O D 16x Clock O UTPUT ATA R (Decimal) ATE 2400 1627.60 4800 813.80 9600 406.90 10000 390.63 19200 203.45 25000 156.25 28800 135.63 38400 ...
Page 38
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART 3.2 Automatic Hardware (RTS/CTS or DTR/DSR) Flow Control Operation Automatic hardware or RTS/DTR and CTS/DSR flow control is used to prevent data overrun to the local receiver FIFO and remote receiver FIFO. The ...
Page 39
REV. 1.0.2 F 10. A RTS/DTR CTS/DSR F IGURE UTO AND Local UART UARTA Receiver FIFO Trigger Reached Auto RTS Trigger Level Transmitter Auto CTS Monitor Assert RTS# to Begin Transmission 1 RTSA# 2 CTSB# 3 TXB Data Starts 4 ...
Page 40
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART 3.3 Infrared Mode Each UART in the V358 includes the infrared encoder and decoder compatible to the IrDA (Infrared Data Association) version 1.1. The input pin ENIR conveniently activates all 8 UART channels ...
Page 41
REV. 1.0.2 3.4 Internal Loopback Each UART channel provides an internal loopback capability for system diagnostic. The internal loopback mode is enabled by setting MCR register bit [ logic 1. All regular UART functions operate normally. Figure 12 ...
Page 42
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART 3.5 UART CHANNEL CONFIGURATION REGISTERS Address lines select the 16 registers in each channel. The first 8 registers are 16550 compatible with EXAR enhanced feature registers located on the upper ...
Page 43
REV. 1.0.2 T 14: UART CHANNEL CONFIGURATION REGISTERS DESCRIPTION. ABLE DDRESS EG EAD B [7] IT A3- AME RITE RHR R BIT [ THR W BIT ...
Page 44
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART T 14: UART CHANNEL CONFIGURATION REGISTERS DESCRIPTION. ABLE DDRESS EG EAD B [7] IT A3- AME RITE EFR R/W Auto CTS/ DSR Enable ...
Page 45
REV. 1.0 IGURE RANSMITTER PERATION IN NON ...
Page 46
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART 3.7 Receiver The receiver section contains an 8-bit Receive Shift Register (RSR) and Receive Holding Register (RHR). The RSR uses the 16X clock for timing. It verifies and validates every ...
Page 47
REV. 1.0.2 3.7.2 Receiver Operation with FIFO F 16 IGURE ECEIVER PERATION IN 16X Clock Receive Data Shift Register (RSR) 256 bytes by 11-bits wide FIFO Receive Data Receive Data Byte and Errors 3.7.3 ...
Page 48
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART 4.0 UART CONFIGURATION REGISTERS 4.1 Receive Holding Register (RHR) - Read only SEE”RECEIVER” ON PAGE 46. 4.2 Transmit Holding Register (THR) - Write only SEE”TRANSMITTER” ON PAGE 44. 4.3 Baud Rate Generator Divisors ...
Page 49
REV. 1.0.2 4.4.2 IER versus Receive/Transmit FIFO Polled Mode Operation When FCR bit [0] equals a logic 1 for FIFO enable; resetting IER bits [3:0] enables the XR16V358 in the FIFO polled mode of operation. Since the receiver and transmitter ...
Page 50
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART IER[1]: TX Ready Interrupt Enable In non-FIFO mode interrupt is issued whenever the THR is empty. In the FIFO mode, an interrupt is issued twice: once when the number of bytes ...
Page 51
REV. 1.0.2 • Wake-up indicator is cleared by a read to the INT0 register ABLE P ISR R RIORITY EGISTER L B [5] B [4] B [3] EVEL ...
Page 52
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART FCR[3]: DMA Mode Select This bit has no effect since TXRDY and RXRDY pins are not available in this device provided for legacy software compatibility. • Logic 0 = Set DMA ...
Page 53
REV. 1.0.2 T 16: T ABLE RANSMIT AND T FCTR FCTR FCR RIGGER T BIT [7] BIT [6] BIT [7] ABLE Table Table 4.7 Line Control Register (LCR) - Read/Write The ...
Page 54
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART LCR BIT [5] LCR LCR[4]: TX and RX Parity Select If the parity bit is enabled with LCR bit [3] set to a logic 1, LCR bit [4] ...
Page 55
REV. 1.0.2 MCR[7]: Clock Prescaler Select (requires EFR bit [4]=1) • Logic 0 = Divide by one. The internal 125MHz clock (master) or 62.5MHz clock (slave) is fed directly to the Programmable Baud Rate Generator without further modification, i.e., divide ...
Page 56
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART MCR[2]: DTR# or RTS# for Auto Flow Control (OP1 in Local Loopback Mode) DTR# or RTS# auto hardware flow control select. This bit is in effect only when auto RTS/DTR is enabled by ...
Page 57
REV. 1.0.2 LSR[3]: Receive Data Framing Error Flag • Logic framing error (default). • Logic 1 = Framing error. The receive character did not have a valid stop bit(s). This error is associated with the character available ...
Page 58
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART MSR[3]: Delta CD# Input Flag • Logic change on CD# input (default). • Logic 1 = Indicates that the CD# input has changed state since the last time it was ...
Page 59
REV. 1.0.2 T 18: A RS485 H ABLE UTO ALF MSR[7] MSR[ MSR [3]: Transmitter Disable This bit can be used to disable the ...
Page 60
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART MSR [2]: Receiver Disable This bit can be used to disable the receiver by halting the Receive Shift Register (RSR). When this bit is set to a logic 1, the receiver will operate ...
Page 61
REV. 1.0.2 FCTR[5]: Auto RS485 Enable Auto RS485 half duplex control enable/disable. RTS# or DTR# can be selected as the control output via MCR bit-2. Note that this feature has precedence over the Auto RTS/DTR flow control feature (EFR bit-6). ...
Page 62
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART 4.14 Enhanced Feature Register (EFR) - Read/Write Enhanced features are enabled or disabled using this register. Bits [3:0] provide single or dual consecutive character software flow control selection (see are selected, the double ...
Page 63
REV. 1.0.2 EFR[3:0]: Software Flow Control Select Combinations of software flow control can be selected by programming these bits, as shown in T ABLE EFR BIT [3] EFR BIT [2] EFR BIT [ ...
Page 64
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART 4.18 RXTRG[7:0]: Receive FIFO Trigger Level - Write Only An 8-bit value written to this register, sets the RX FIFO trigger level from 0x00 (zero) to 0xFF (255). The RX FIFO trigger level ...
Page 65
REV. 1.0.2 REGISTERS RESET STATE DLL Bits [7:0] = 0x01 DLM Bits [7:0] = 0x00 DLD Bits [7:0] = 0x00 RHR Bits [7:0] = 0xXX THR Bits [7:0] = 0xXX IER Bits [7:0] = 0x00 FCR Bits [7:0] = 0x00 ...
Page 66
XR17V358 HIGH PERFORMANCE OCTAL PCI EXPRESS UART ABSOLUTE MAXIMUM RATINGS Power Supply Range Voltage at Any Pin Operating Temperature Storage Temperature Package Dissipation Thermal Resistance (176-FPBGA) ELECTRICAL CHARACTERISTICS DC ELECTRICAL CHARACTERISTICS O O TA=-40 + INDUSTRIAL GRADE ...
Page 67
REV. 1.0.2 PACKAGE DIMENSIONS (176-FPBGA) D Seating Plane Note: The control dimension is the millimeter column OTE SYMBOL HIGH PERFORMANCE OCTAL PCI EXPRESS UART ...
Page 68
... December 2010 Rev 1.0.2 EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user’ ...