XRT94L43IB-F Exar Corporation, XRT94L43IB-F Datasheet - Page 286

no-image

XRT94L43IB-F

Manufacturer Part Number
XRT94L43IB-F
Description
IC MAPPER SONET/SDH OC12 516BGA
Manufacturer
Exar Corporation
Datasheet

Specifications of XRT94L43IB-F

Applications
Network Switches
Interface
Bus
Voltage - Supply
2.5V, 3.3V
Package / Case
516-BBGA
Mounting Type
Surface Mount
Product
Mapper
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XRT94L43IB-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
XRT94L43IB-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
GENERAL PURPOSE INPUT/OUTPUT
REV. 1.0.2
P
D22
IN
#
GPIO_1
ExtLOS_1
SSI_CLK
S
IGNAL
N
AME
I/O
I/O
S
CMOS
T
TTL/
IGNAL
YPE
General Purpose Input/Output Pin or External LOS Input Pin/Slow-
Speed Interface - Ingress - Clock I/O:
The function of this input pin depends on whether or not Channel 1 of
the DS3/E3 Framer Block is enabled, or whether or not the Slow Speed
Interface is enabled.
GPIO_1 (DS3/E3 Framer Block - Channel 1 is disabled).
If the DS3/E3 Framer Block is disabled, then this pin will function as a
General Purpose Input/Output pin.
This input pin can be configured to function as either an input or output
pin by writing the appropriate value into Bit 1 (GPIO_DIR_1), within the
Operation General Purpose Input/Output Direction Register - 0 (Indirect
Address = 0x00, 0x4B), (Direct Address = 0x014B).
When configured as an input pin, the state of this pin can be monitored
by reading the state of Bit 1 (GPIO_1) within the Operation General Pur-
pose Input/Output Register - Byte 0 (Indirect Address = 0x00, 047).
When configured as an output pin, the state of this pin can be controlled
by writing the appropriate value into Bit 1 (GPIO_1) within the Operation
General Purpose Input/Output Register - Byte 0 (Indirect Address =
0x00, 0x47), (Direct Address = 0x0147).
ExtLOS_1 (DS3/E3 Framer Block - Channel 1 is enabled), Slow-
Speed Interface is Disabled).
If the DS3/E3 Framer Block is enabled, then this pin will function as the
External LOS Input pin for Channel 1. This input pin is intended to be
connected to an LOS output pin of a DS3/E3 LIU IC.
If this input pin is pulled "High", then the corresponding DS3/E3 Framer
block will automatically declare an LOS condition.
SSI_CLK (Slow-Speed Interface - Ingress Port is enabled):
If the Slow-Speed Interface -Ingress (SSI) Port is enabled, then this pin
will function as either the SSI_CLK output pin or the SSI_CLK input pin.
If the user configures the SSI port to operate in the "Insert" Mode, then
the SSI port will be configured to replace any "user-selected" Ingress
DS3/E3 or STS-1 data-stream (within the XRT94L43 device) with the
data that is applied to the SSI_POS and SSI_NEG input pins. More spe-
cifically, in the "Insert" Mode, this pin will function as the "SSI_CLK" input
pin. In this case, the SSI port will sample and latch the contents of the
SSI_POS and SSI_NEG input pins upon the falling edge of this input
clock signal.
If the user configures the SSI port to operate in the "Extract" Mode, then
the SSI port will output any "user-selected" Ingress DS3/E3 or STS-1
signal (within the XRT94L43 device) via this output port. More specifi-
cally, in the "Extract Mode", this pin will function as the SSI_CLK output
pin. In this case, the SSI port will output the data (via the SSI_POS and
SSI_NEG output pins) upon the rising edge of this output clock signal.
280
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
D
ESCRIPTION
XRT94L43

Related parts for XRT94L43IB-F