LFE2M20SE-5FN256C Lattice, LFE2M20SE-5FN256C Datasheet - Page 29
![FPGA - Field Programmable Gate Array 19K LUTs 140 I/O S-Ser SERDES DSP -5](/photos/16/14/161499/landingpagelatticeecp2m_sml.jpg)
LFE2M20SE-5FN256C
Manufacturer Part Number
LFE2M20SE-5FN256C
Description
FPGA - Field Programmable Gate Array 19K LUTs 140 I/O S-Ser SERDES DSP -5
Manufacturer
Lattice
Datasheet
1.LFE2-12SE-6FN256C.pdf
(389 pages)
Specifications of LFE2M20SE-5FN256C
Number Of Macrocells
19000
Maximum Operating Frequency
311 MHz
Number Of Programmable I/os
140
Data Ram Size
1246208
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FPBGA-256
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2M20SE-5FN256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 29 of 389
- Download datasheet (5Mb)
Lattice Semiconductor
MULTADDSUBSUM sysDSP Element
In this case, the operands A0 and B0 are multiplied and the result is added/subtracted with the result of the multi-
plier operation of operands A1 and B1. Additionally the operands A2 and B2 are multiplied and the result is added/
subtracted with the result of the multiplier operation of operands A3 and B3. The result of both addition/subtraction
are added in a summation block. The user can enable the input, output and pipeline registers. Figure 2-26 shows
the MULTADDSUBSUM sysDSP element.
Figure 2-26. MULTADDSUBSUM
Clock, Clock Enable and Reset Resources
Global Clock, Clock Enable and Reset signals from routing are available to every DSP block. Four Clock, Reset
and Clock Enable signals are selected for the sysDSP block. From four clock sources (CLK0, CLK1, CLK2, CLK3)
Multiplicand A0
Multiplicand A1
Multiplicand A2
Multiplicand A3
Multiplier B0
Multiplier B1
Multiplier B2
Multiplier B3
Signed A
Signed B
Shift Register B Out
Addn0
Addn1
Shift Register B In
n
n
n
n
Register B
Register B
Register B
Register B
Input Data
Input Data
Input Data
Input Data
n
n
n
n
n
n
n
n
n
Register
Register
Register
Register
Input
Input
Input
Input
m
m
m
m
Input Data
Register A
Input Data
Register A
Input Data
Register A
Input Data
Register A
m
m
m
m
m
Shift Register A Out
Shift Register A In
m
m
m
m
Register
Register
Register
Register
Pipeline
Pipeline
Pipeline
Pipeline
m
n
n
n
m
n
m
n
2-26
Multiplier
Multiplier
Multiplier
Multiplier
To Add/Sub1
To Add/Sub0, Add/Sub1
To Add/Sub0, Add/Sub1
To Add/Sub0
Pipeline
Register
Pipeline
Register
x
x
x
x
Register
Register
Pipeline
Pipeline
(default)
(default)
m+n
m+n
(default)
(default)
m+n
m+n
Add/Sub0
Add/Sub1
LatticeECP2/M Family Data Sheet
CLK (CLK0,CLK1,CLK2,CLK3)
CE (CE0,CE1,CE2,CE3)
RST(RST0,RST1,RST2,RST3)
m+n+1
m+n+1
SUM
m+n+2
m+n+2
Architecture
Output
Related parts for LFE2M20SE-5FN256C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFE2M20SE-5FN484C](/photos/16/14/161499/landingpagelatticeecp2m_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 304 I/O S-Ser SERDES DSP -5
Manufacturer:
Lattice
Datasheet:
![LFE2M20SE-5FN484I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2M Family 19000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2M20SE-5FN256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2M Family 19000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
Lattice
Datasheet:
![LFE2M20SE-6FN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 20KLUTS 140I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2M20SE-7FN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 20KLUTS 140I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2M20SE-7FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 20KLUTS 304I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2M20SE-6FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 19KLUTS 484FGPBGA
Manufacturer:
Lattice
Datasheet:
![LFE2M20SE-6F484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 304 I/O S-Ser SERD DSP -6
Manufacturer:
Lattice
![LFE2M20SE-7F484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 304 I/O S-Ser SERD DSP -7
Manufacturer:
Lattice
![LFE2M20SE-6F256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 140 I/O S-Ser SERD DSP -6 I
Manufacturer:
Lattice
![LFE2M20SE-6F256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 140 I/O S-Ser SERD DSP -6
Manufacturer:
Lattice
![LFE2M20SE-5F484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 304 I/O S-Ser SERDES DSP -5
Manufacturer:
Lattice
![LFE2M20SE-6F484I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 304 I/O S-Ser SERD DSP -6 I
Manufacturer:
Lattice