LFE2M20SE-5FN256C Lattice, LFE2M20SE-5FN256C Datasheet - Page 385
LFE2M20SE-5FN256C
Manufacturer Part Number
LFE2M20SE-5FN256C
Description
FPGA - Field Programmable Gate Array 19K LUTs 140 I/O S-Ser SERDES DSP -5
Manufacturer
Lattice
Datasheet
1.LFE2-12SE-6FN256C.pdf
(389 pages)
Specifications of LFE2M20SE-5FN256C
Number Of Macrocells
19000
Maximum Operating Frequency
311 MHz
Number Of Programmable I/os
140
Data Ram Size
1246208
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FPBGA-256
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2M20SE-5FN256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 385 of 389
- Download datasheet (5Mb)
www.latticesemi.com
© 2006 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
September 2006
For Further Information
A variety of technical notes for the LatticeECP2/M family are available on the Lattice web site at www.latticesemi.com.
For further information about interface standards refer to the following web sites:
• TN1124,
• TN1102,
• TN1103,
• TN1104,
• TN1105,
• TN1106,
• TN1107,
• TN1108,
• TN1109,
• TN1113,
• TN1162,
• JEDEC Standards (LVTTL, LVCMOS, SSTL, HSTL): www.jedec.org
• PCI: www.pcisig.com
LatticeECP2M SERDES/PCS Usage Guide
LatticeECP2/M sysIO Usage Guide
LatticeECP2/M sysCLOCK PLL Design and Usage Guide
LatticeECP2/M Memory Usage Guide
LatticeECP2/M High-Speed I/O Interface
Power Estimation and Management for LatticeECP2/M Devices
LatticeECP2/M sysDSP Usage Guide
LatticeECP2/M sysCONFIG Usage Guide
LatticeECP2/M Configuration Encryption Usage Guide
LatticeECP2/M Soft Error Detection (SED) Usage Guide
LatticeECP2/M Hardware Checklist
LatticeECP2/M Family Data Sheet
6-1
Supplemental Information
DS1006
Data Sheet DS1006
Further Info_01.0
Related parts for LFE2M20SE-5FN256C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 304 I/O S-Ser SERDES DSP -5
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA LatticeECP2M Family 19000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeECP2M Family 19000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 20KLUTS 140I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 20KLUTS 140I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 20KLUTS 304I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 19KLUTS 484FGPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 304 I/O S-Ser SERD DSP -6
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 304 I/O S-Ser SERD DSP -7
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 140 I/O S-Ser SERD DSP -6 I
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 140 I/O S-Ser SERD DSP -6
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 304 I/O S-Ser SERDES DSP -5
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 304 I/O S-Ser SERD DSP -6 I
Manufacturer:
Lattice