EP4CGX75DF27C7N Altera, EP4CGX75DF27C7N Datasheet - Page 369
EP4CGX75DF27C7N
Manufacturer Part Number
EP4CGX75DF27C7N
Description
Cyclone IV GX
Manufacturer
Altera
Series
CYCLONE® IV GXr
Datasheets
1.EP4CGX15BN11C8N.pdf
(44 pages)
2.EP4CGX15BN11C8N.pdf
(14 pages)
3.EP4CGX15BN11C8N.pdf
(478 pages)
4.EP4CGX15BN11C8N.pdf
(10 pages)
Specifications of EP4CGX75DF27C7N
Number Of Logic Elements/cells
73920
Number Of Labs/clbs
4620
Total Ram Bits
4257792
Number Of I /o
310
Number Of Gates
-
Voltage - Supply
1.16 V ~ 1.24 V
Mounting Type
*
Operating Temperature
0°C ~ 85°C
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4CGX75DF27C7N
Manufacturer:
SONGCHUAN
Quantity:
1 000
- EP4CGX15BN11C8N PDF datasheet
- EP4CGX15BN11C8N PDF datasheet #2
- EP4CGX15BN11C8N PDF datasheet #3
- EP4CGX15BN11C8N PDF datasheet #4
- Current page: 369 of 478
- Download datasheet (13Mb)
Chapter 2: Cyclone IV Reset Control and Power Down
User Reset and Power-Down Signals
Table 2–2. Transceiver Block Power-Down Signals (Part 2 of 2)
Blocks Affected by the Reset and Power-Down Signals
Table 2–3. Blocks Affected by Reset and Power-Down Signals (Part 1 of 2)
© December 2010 Altera Corporation
rx_freqlocked
busy
multipurpose PLLs and
general purpose PLLs
Transmitter Phase
Compensation FIFO
Byte Serializer
8B/10B Encoder
Serializer
Transmitter Buffer
Transmitter XAUI State
Machine
Receiver Buffer
Receiver CDR
Receiver Deserializer
Receiver Word Aligner
Receiver Deskew FIFO
Receiver Clock Rate
Compensation FIFO
Receiver 8B/10B
Decoder
Receiver Byte
Deserializer
Transceiver Block
Signal
1
1
For more information about offset cancellation, refer to the
Reconfiguration
If none of the channels is instantiated in a transceiver block, the Quartus
automatically powers down the entire transceiver block.
Table 2–3
rx_digitalreset
A status signal. Indicates the status of the receiver CDR lock mode.
■
■
A status signal. An output from the ALTGX_RECONFIG block indicates the status of the
dynamic reconfiguration controller. This signal remains low for the first reconfig_clk
clock cycle after power up. It then gets asserted from the second reconfig_clk clock
cycle. Assertion on this signal indicates that the offset cancellation process is being
executed on the receiver buffer as well as the receiver CDR. When this signal is
deasserted, it indicates that offset cancellation is complete.
This busy signal is also used to indicate the dynamic reconfiguration duration such as in
analog reconfiguration mode and channel reconfiguration mode.
—
—
—
—
—
—
—
—
—
—
v
v
v
v
v
lists the blocks that are affected by specific reset and power-down signals.
A high level—the receiver is in lock-to-data mode.
A low level—the receiver CDR is in lock-to-reference mode.
chapter.
rx_analogreset
v
—
—
—
—
—
—
—
—
—
—
—
—
—
—
tx_digitalreset
Description
—
v
v
v
v
v
—
—
—
—
—
—
—
—
—
pll_areset
Cyclone IV Device Handbook, Volume 2
v
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Cyclone IV Dynamic
gxb_powerdown
®
II software
v
v
v
v
v
v
v
v
v
v
v
v
v
v
—
2–3
Related parts for EP4CGX75DF27C7N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: