EP4CGX75DF27C7N Altera, EP4CGX75DF27C7N Datasheet - Page 42

no-image

EP4CGX75DF27C7N

Manufacturer Part Number
EP4CGX75DF27C7N
Description
Cyclone IV GX
Manufacturer
Altera
Series
CYCLONE® IV GXr

Specifications of EP4CGX75DF27C7N

Number Of Logic Elements/cells
73920
Number Of Labs/clbs
4620
Total Ram Bits
4257792
Number Of I /o
310
Number Of Gates
-
Voltage - Supply
1.16 V ~ 1.24 V
Mounting Type
*
Operating Temperature
0°C ~ 85°C
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4CGX75DF27C7N
Manufacturer:
SONGCHUAN
Quantity:
1 000
Part Number:
EP4CGX75DF27C7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4CGX75DF27C7N
Manufacturer:
ALTERA
0
3–6
Mixed-Width Support
Asynchronous Clear
Cyclone IV Device Handbook, Volume 1
1
Figure 3–4. Cyclone IV Devices Address Clock Enable During Write Cycle Waveform
M9K memory blocks support mixed data widths. When using simple dual-port, true
dual-port, or FIFO modes, mixed width support allows you to read and write
different data widths to an M9K memory block. For more information about the
different widths supported per memory mode, refer to
page
Cyclone IV devices support asynchronous clears for read address registers, output
registers, and output latches only. Input registers other than read address registers are
not supported. When applied to output registers, the asynchronous clear signal clears
the output registers and the effects are immediately seen. If your RAM does not use
output registers, you can still clear the RAM outputs using the output latch
asynchronous clear feature.
Asserting asynchronous clear to the read address register during a read operation
may corrupt the memory content.
Figure 3–5
Figure 3–5. Output Latch Asynchronous Clear Waveform
aclr at latch
latched address
(inside memory)
3–7.
contents at a0
contents at a1
contents at a2
contents at a3
contents at a4
contents at a5
addressstall
wraddress
aclr
clk
shows the functional waveform for the asynchronous clear feature.
q
inclock
wren
data
an
XX
a0
00
a1
XX
a0
01
a1
a2
XX
01
02
a2
XX
XX
XX
a1
02
Chapter 3: Memory Blocks in Cyclone IV Devices
a3
03
00
“Memory Modes” on
© November 2009 Altera Corporation
04
a4
a0
a4
03
a5
05
a1
04
a5
05
a6
06
Overview

Related parts for EP4CGX75DF27C7N