EP4CGX75DF27C7N Altera, EP4CGX75DF27C7N Datasheet - Page 50

• Manufacturer Part Number: EP4CGX75DF27C7N
• Description: Cyclone IV GX
• Manufacturer: Altera
• Series: CYCLONE® IV GXr

Specifications of EP4CGX75DF27C7N

• Number Of Logic Elements/cells: 73920
• Number Of Labs/clbs: 4620
• Total Ram Bits: 4257792
• Number Of I /o: 310
• Number Of Gates: -
• Voltage - Supply: 1.16 V ~ 1.24 V
• Mounting Type: *
• Operating Temperature: 0°C ~ 85°C
• Package / Case: *
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

3–14
Clocking Modes
Independent Clock Mode
Input or Output Clock Mode
Cyclone IV Device Handbook, Volume 1
1
1
Cyclone IV devices M9K memory blocks support the following clocking modes:
■
■
■
■
When using read or write clock mode, if you perform a simultaneous read or write to
the same address location, the output read data is unknown. If you require the output
data to be a known value, use either single-clock mode or I/O clock mode and choose
the appropriate read-during-write behavior in the MegaWizard Plug-In Manager.
Violating the setup or hold time on the memory block input registers might corrupt
the memory contents. This applies to both read and write operations.
Asynchronous clears are available on read address registers, output registers, and
output latches only.
Table 3–5
Table 3–5. Cyclone IV Devices Memory Clock Modes
Cyclone IV devices M9K memory blocks can implement independent clock mode for
true dual-port memories. In this mode, a separate clock is available for each port
(port A and port B). clock A controls all registers on the port A side, while clock B
controls all registers on the port B side. Each port also supports independent clock
enables for port A and B registers.
Cyclone IV devices M9K memory blocks can implement input or output clock mode
for FIFO, single-port, true, and simple dual-port memories. In this mode, an input
clock controls all input registers to the memory block including data, address,
byteena, wren, and rden registers. An output clock controls the data-output
registers. Each memory block port also supports independent clock enables for input
and output registers.
Clocking Mode
Independent
Input or output
Read or write
Single-clock
Independent
Input or output
Read or write
Single-clock
lists the clocking mode versus memory mode support matrix.
True Dual-Port
Mode
v
v
—
v
Dual-Port
Simple
Mode
—
v
v
v
Single-Port
Chapter 3: Memory Blocks in Cyclone IV Devices
Mode
—
v
—
v
© November 2009 Altera Corporation
ROM Mode
v
v
v
—
Clocking Modes
FIFO Mode
—
—
v
v