XC5VSX95T-2FF1136I Xilinx Inc, XC5VSX95T-2FF1136I Datasheet - Page 325
![FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VSX95T-2FF1136I
Manufacturer Part Number
XC5VSX95T-2FF1136I
Description
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 SXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VSX95T-2FF1136I
Package
1136FCBGA
Family Name
Virtex®-5
Device Logic Units
94208
Typical Operating Supply Voltage
1 V
Maximum Number Of User I/os
640
Ram Bits
8994816
Number Of Logic Elements/cells
94208
Number Of Labs/clbs
7360
Total Ram Bits
8994816
Number Of I /o
640
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1136-BBGA, FCBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With
HW-AFX-FF1136-500-G - BOARD DEV VIRTEX 5 FF1136
Number Of Gates
-
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VSX95T-2FF1136I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VSX95T-2FF1136I
Manufacturer:
XILXIN
Quantity:
20 000
- XC5VLX30-1FFG324C PDF datasheet
- XC5VLX30-1FFG324C PDF datasheet #2
- XC5VLX30-1FFG324C PDF datasheet #3
- XC5VLX30T-1FFG665C_PRODUCT_CHANGE PDF datasheet #4
- Current page: 325 of 385
- Download datasheet (14Mb)
Input/Output Delay Element (IODELAY)
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Every I/O block contains a programmable absolute delay element called IODELAY. The
IODELAY can be connected to an ILOGIC/ISERDES or OLOGIC/OSERDES block or both.
IODELAY is a 64-tap, wraparound, delay element with a calibrated tap resolution. See the
Virtex-5 FPGA Data Sheet. It can be applied to the combinatorial input path, registered
input path, combinatorial output path, or registered output path. It can also be accessed
directly in the fabric. IODELAY allows incoming signals to be delayed on an individual
basis. The tap delay resolution is varied by selecting an IDELAYCTRL reference clock from
the range specified in the Virtex-5 FPGA Data Sheet. The IODELAY resource can function as
IDELAY, ODELAY, or bidirectional delay.
When used as IDELAY, the data input comes from either IBUF or the fabric and the output
goes to ILOGIC/ISERDES. There are three modes of operation available:
•
•
•
When used as ODELAY, the data input comes from OLOGIC/OSERDES and the data
output goes to OBUF. There is a single mode of operation:
•
When used as bidirectional delay, the IOB is configured in bidirectional mode. IODELAY
alternately delays the data on the input path and output path. There are two modes of
operation:
•
Zero-hold time delay mode (IDELAY_TYPE = DEFAULT)
This mode of operation allows backward compatibility for designs using the zero-hold
time delay feature in Virtex-II, Virtex-II Pro and Virtex-4 devices. This delay element is
used to provide non-positive hold times when global clocks are used without DCMs to
capture data (pin-to-pin parameters). When used in this mode, the IDELAYCTRL
primitive does not need to be instantiated. See
Guidelines
Fixed delay mode (IDELAY_TYPE = FIXED)
In the fixed delay mode, the delay value is preset at configuration to the tap number
determined by the attribute IDELAY_VALUE. Once configured, this value cannot be
changed. When used in this mode, the IDELAYCTRL primitive must be instantiated.
See
Variable delay mode (IDELAY_TYPE = VARIABLE)
In the variable delay mode, the delay value can be changed after configuration by
manipulating the control signals CE and INC. When used in this mode, the
IDELAYCTRL primitive must be instantiated. See
Guidelines
Fixed delay output mode
In the fixed delay output mode, the delay value is preset at configuration to the tap
number determined by the attribute ODELAY_VALUE. Once configured, this value
cannot be changed. When used in this mode, the IDELAYCTRL primitive must be
instantiated. See
Fixed IDELAY (IDELAY_TYPE = FIXED) and fixed ODELAY mode
In this mode, both the values for IDELAY and ODELAY are preset at configuration and
are determined by the IDELAY_VALUE and ODELAY_VALUE attributes. Once
configured, this value cannot be changed. When used in this mode, the IDELAYCTRL
primitive must be instantiated. See
more details.
IDELAYCTRL Usage and Design Guidelines
for more details.
for more details.
IDELAYCTRL Usage and Design Guidelines
www.xilinx.com
IDELAYCTRL Usage and Design Guidelines
Input/Output Delay Element (IODELAY)
IDELAYCTRL Usage and Design
for more details.
IDELAYCTRL Usage and Design
for more details.
for
325
Related parts for XC5VSX95T-2FF1136I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC5VSX95T-1FFG1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 95K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-1FFG1136I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 95K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-2FFG1136I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 95K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-1FF1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-1FF1136I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-2FF1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-2FFG1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9536XL-10VQG44C](/photos/6/70/67071/xc9536xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG44C](/photos/6/70/67078/xc9572xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG64C](/photos/6/70/67079/xc9572xl-10vqg64c_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG44C](/photos/6/70/67080/xc2c64a-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10TQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7CPG56C](/photos/6/70/67083/xc2c64a-7cpg56c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 56-BGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-7VQG44C](/photos/6/70/67084/xc9572xl-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 7.5NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet: