XC5VSX95T-2FF1136I Xilinx Inc, XC5VSX95T-2FF1136I Datasheet - Page 95
![FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VSX95T-2FF1136I
Manufacturer Part Number
XC5VSX95T-2FF1136I
Description
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 SXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VSX95T-2FF1136I
Package
1136FCBGA
Family Name
Virtex®-5
Device Logic Units
94208
Typical Operating Supply Voltage
1 V
Maximum Number Of User I/os
640
Ram Bits
8994816
Number Of Logic Elements/cells
94208
Number Of Labs/clbs
7360
Total Ram Bits
8994816
Number Of I /o
640
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1136-BBGA, FCBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With
HW-AFX-FF1136-500-G - BOARD DEV VIRTEX 5 FF1136
Number Of Gates
-
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VSX95T-2FF1136I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VSX95T-2FF1136I
Manufacturer:
XILXIN
Quantity:
20 000
- XC5VLX30-1FFG324C PDF datasheet
- XC5VLX30-1FFG324C PDF datasheet #2
- XC5VLX30-1FFG324C PDF datasheet #3
- XC5VLX30T-1FFG665C_PRODUCT_CHANGE PDF datasheet #4
- Current page: 95 of 385
- Download datasheet (14Mb)
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
PLL Programming
Phase Shift
Determine the Input Frequency
In many cases, there needs to be a phase shift between clocks. The phase shift resolution in
time units is defined as: PS = 1/8 F
shifted clocks at 45° each.
The higher the VCO frequency, the smaller the phase shift resolution. Since the VCO has a
distinct operating range, it is possible to bound the phase shift resolution using from
1/8 F
Each output counter is individually programmable allowing each counter to have a
different phase shift based on the output frequency of the VCO.
Note:
duty cycle and 0 value. Consult the architecture wizard for other phase-shift settings.
Programming of the PLL must follow a set flow to ensure configuration that guarantees
stability and performance. This section describes how to program the PLL based on certain
design requirements. A design can be implement in two ways, directly through the GUI
interface (the PLL Wizard) or directly implementing the PLL through instantiation.
Regardless of the method selected, the following information is necessary to program the
PLL:
•
•
•
•
•
•
•
The first step is to determine the input frequency. This allows all possible output
frequencies to be determined by using the minimum and maximum input frequencies to
define the D counter range, the VCO operating range to determine the M counter range,
and the output counter range since it has no restrictions. There can be a very large number
of frequencies. In the worst case, there will be 52 x 64 x 128 = 425,984 possible
combinations. In reality, the total number of different frequencies is less since the entire
range of the M and D counters cannot be realized and there is overlap between the various
settings. As an example, consider F
20 MHz, then D can only go from 1 to 5. For D = 1, M can only have values from four to 11.
If D = 2, M can have values from 8 to 22. In addition, D = 1 M = 4 is a subset of D = 2 M = 8
allowing the D = 1 M = 4 case to be dropped. For this case, only D = 3, 4, 5, and 7 are
considered since all other D values are subsets of these cases.
This drastically reduces the number of possible output frequencies. The output frequencies
are sequentially selected. The desired output frequency should be checked against the
possible output frequencies generated. Once the first output frequency is determined, an
additional constraint can be imposed on the values of M and D. This can further limit the
Reference clock period
Output clock frequencies (up to six maximum)
Output clock duty cycle (default is 50%)
Output clock phase shift relative in number of clock cycles relative to the fastest
output clock.
Desired bandwidth of the PLL (default is OPTIMIZED and the bandwidth is chosen
in software)
Compensation mode (automatically determined by the software)
Reference clock jitter in UI (i.e., a percentage of the reference clock period)
VCO_MIN
Phase shifts other than 45° are possible. A finer phase shift resolution depends on the output
to 1/8 F
VCO_MAX
www.xilinx.com
.
VCO
IN
= 100 MHz. If the minimum PFD frequency is
or D/8MF
IN
since the VCO can provide eight phase
General Usage Description
95
Related parts for XC5VSX95T-2FF1136I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC5VSX95T-1FFG1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 95K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-1FFG1136I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 95K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-2FFG1136I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 95K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-1FF1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-1FF1136I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-2FF1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-2FFG1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9536XL-10VQG44C](/photos/6/70/67071/xc9536xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG44C](/photos/6/70/67078/xc9572xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG64C](/photos/6/70/67079/xc9572xl-10vqg64c_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG44C](/photos/6/70/67080/xc2c64a-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10TQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7CPG56C](/photos/6/70/67083/xc2c64a-7cpg56c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 56-BGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-7VQG44C](/photos/6/70/67084/xc9572xl-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 7.5NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet: