L-ET4148-50C-DB LSI, L-ET4148-50C-DB Datasheet - Page 210

no-image

L-ET4148-50C-DB

Manufacturer Part Number
L-ET4148-50C-DB
Description
Manufacturer
LSI
Datasheet

Specifications of L-ET4148-50C-DB

Lead Free Status / RoHS Status
Supplier Unconfirmed
ET4148-50
Single-Chip 48 x 1 Gbit/s + 2 x 10 Gbits/s Layer 2+ Ethernet
Appendix A: Registers
Port_Mode_{5..6}
210
Table 290. Port_Mode_{5..6} Field Parameters (continued)
A collection of per-port mode bits.
This register description applies to the single-channel packet processors (numbers 5 through 6) that service the
10 Gbits/s Ethernet ports. For each instance of this register, there are single instances of its multifield record.
layer_2_flow_override_en
invalid_vlan_id_discard_en
strip_matching_vlan_tag_en
trunk_port
update_cos_en
update_dscp_en
Field Name
REFERENCE
(continued)
PORT
(continued)
XG1
60
XG0
50
Figure 219. Port Numbering Scheme
Instances = 1
Instances = 1
Instances = 1
Instances = 1
Instances = 1
Instances = 1
Offset = 0.26
Offset = 0.27
Offset = 0.28
Offset = 0.29
Offset = 0.30
Offset = 0.31
Mode = R/W
Mode = R/W
Mode = R/W
SU1
Mode = R/W
Mode = R/W
Mode = R/W
Parameters
49
Reset = 0
Reset = 0
Reset = 0
Reset = 0
Reset = 0
Reset = 0
Agere Systems - Proprietary
PORT NUMBERING SCHEME
SU0
48
G = 10/100/1000 Mbits/s PORT
XG = 10 Gbits/s PORT
SU = SUPERVISOR
G47
47
G46
46
G45
45
This bit is asserted to force the use of flow identifiers
derived from Layer 2 address information regardless of
the presence of valid Layer 3 information. When this bit
is deasserted, Layer 3 address information is used to
derive flow identifiers if valid IPv4 or IPv6 headers are
present.
If a received packet’s VLAN ID value is not found in the
VLAN index table and this bit is asserted, then the
packet is discarded.
If a transmit packet’s VLAN index matches a trunk
port’s default VLAN index, and this bit is asserted, the
VLAN identifier is stripped from the packet (if there is
one) prior to transmission.
This bit is asserted to indicate that a port is a VLAN
trunk port.
If this mode bit is asserted, then the Layer 2 CoS field
is updated prior to transmission with the priority value
computed during ingress processing. If this transmit
port’s trunk_port bits is not set, update_cos_en
has no effect.
If this mode bit is asserted and the packet being trans-
mitted is an IPv4 or IPv6 packet, then the priority value
computed during ingress processing is decoded into a
replacement DSCP field and placed in the transmit
packet.
G44
44
G3
3
Description
G2
2
Preliminary Data Sheet
G1
1
G0
0
Agere Systems Inc.
April 2006

Related parts for L-ET4148-50C-DB