MC908AP32CFBE Freescale, MC908AP32CFBE Datasheet - Page 99

no-image

MC908AP32CFBE

Manufacturer Part Number
MC908AP32CFBE
Description
Manufacturer
Freescale
Datasheet

Specifications of MC908AP32CFBE

Cpu Family
HC08
Device Core Size
8b
Frequency (max)
8MHz
Interface Type
SCI/SPI
Total Internal Ram Size
2KB
# I/os (max)
32
Number Of Timers - General Purpose
4
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
44
Package Type
PQFP
Program Memory Type
Flash
Program Memory Size
32KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC908AP32CFBE
Manufacturer:
Freescale
Quantity:
6
Part Number:
MC908AP32CFBE
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
MC908AP32CFBE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908AP32CFBE
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
MC908AP32CFBE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC908AP32CFBE
Quantity:
96
Part Number:
MC908AP32CFBER
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
MC908AP32CFBER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
7.2 SIM Bus Clock Control and Generation
The bus clock generator provides system clock signals for the CPU and peripherals on the MCU. The
system clocks are generated from an incoming clock, CGMOUT, as shown in
come from either an external oscillator or from the on-chip PLL. (See
(CGM).)
7.2.1 Bus Timing
In user mode, the internal bus frequency is either the oscillator output (CGMXCLK) divided by four or the
divided PLL output (CGMPCLK) divided by four.
Freescale Semiconductor
STOP MODE CLOCK
$FE04
$FE05
$FE06
ENABLE SIGNALS
FROM CONFIG2
Interrupt Status Register 1
Interrupt Status Register 2
Interrupt Status Register 3
OSC2
OSC1
PHASE-LOCKED LOOP (PLL)
OSCILLATOR (OSC) MODULE
(INT1)
(INT2)
(INT3)
CGMRCLK
Reset:
Reset:
Read:
Write:
Read:
Write:
Reset:
Read:
Write:
Figure 7-2. SIM I/O Register Summary
MC68HC908AP Family Data Sheet, Rev. 4
Figure 7-3. CGM Clock Signals
IF14
IF6
R
R
R
0
0
0
0
= Unimplemented
IF13
IF21
IF5
R
R
R
0
0
0
CGMOUT
SIMDIV2
OSCCLK
CGMXCLK
ICLK
CGMVCLK
IF12
IF20
IF4
R
R
R
0
0
0
SYSTEM INTEGRATION MODULE
IF11
IF19
IF3
R
R
R
0
0
0
SIM COUNTER
÷ 2
TO PWM
TO TBM
TO TIM, ADC
Chapter 6 Clock Generator Module
SIM Bus Clock Control and Generation
IF10
IF18
IF2
R
R
R
0
0
0
GENERATORS
BUS CLOCK
Figure
USER MODE
MONITOR MODE
IF17
IF1
IF9
R
R
R
0
0
0
7-3. This clock can
IF16
IF8
R
R
R
0
0
0
0
SIMOSCEN
PTB0
IT12
TO REST
OF MCU
IT23
TO REST
OF MCU
IF15
IF7
R
R
R
0
0
0
0
99

Related parts for MC908AP32CFBE