SR2400PP Intel, SR2400PP Datasheet - Page 49

no-image

SR2400PP

Manufacturer Part Number
SR2400PP
Description
Manufacturer
Intel
Datasheet

Specifications of SR2400PP

Lead Free Status / Rohs Status
Supplier Unconfirmed
Intel® Server Board SE7320VP2
3.4.5.2
The memory controller subsystem of the Rage XL arbitrates requests from direct memory
interface, the VGA graphics controller, the drawing coprocessor, the display controller, the video
scalar, and hardware cursor. Requests are serviced in a manner that ensures display integrity
and maximum CPU/coprocessor drawing performance.
The Server Board SE7320VP2 supports an 8MB (512Kx32bitx4 Banks) SDRAM device for
video memory. The following table shows the video memory interface signals:
3.4.5.3
The BIOS supports single and dual video modes. The dual video mode is enabled by default.
Video is routed to the rear video connector by default. When a monitor is plugged in to the front
panel video connector, the video is routed to it and the rear connector is disabled. This can be
done by hot plugging the video connector.
Revision 2.1
In single mode (Dual Monitor Video=Disabled), the onboard video controller is disabled
when an add-in video card is detected.
In dual mode (Onboard Video=Enabled, Dual Monitor Video=Enabled), the onboard
video controller is enabled and will be the primary video device. The external video card
will be allocated resources and is considered the secondary video device. BIOS Setup
provides user options to configure the feature as follows:
Onboard Video
Dual Monitor Video
Video Memory Interface
Dual Video
CAS#
CKE
CS#[1..0]
DQM[7..0]
DSF
HCLK
[11..0]
MD[31..0]
RAS#
WE#
Signal Name
Table 13. Video Memory Interface
Enabled
Disabled
Enabled
Disabled
Intel order number C91056-002
O
O
O
O
O
O
O
I/O
O
O
I/O Type
Column Address Select
Clock Enable for Memory
Chip Select for Memory
Memory Data Byte Mask
Memory Special Function Enable
Memory Clock
Memory Address Bus
Memory Data Bus
Row Address Select
Write Enable
Shaded if onboard video is set to "Disabled"
Description
Functional Architecture
49