TXC-06312BIOG Transwitch Corporation, TXC-06312BIOG Datasheet - Page 25

no-image

TXC-06312BIOG

Manufacturer Part Number
TXC-06312BIOG
Description
Manufacturer
Transwitch Corporation
Datasheet

Specifications of TXC-06312BIOG

Lead Free Status / Rohs Status
Supplier Unconfirmed
2 5 o f 2 0 2
LINETXDATA1P
LINETXDATA1N
LINETXDATA2P
LINETXDATA2N
LINETXDATA3P
LINETXDATA3N
LINETXDATA4P
LINETXDATA4N
LINETXCLK
LINETXCAP
APSRXDATAP
APSRXDATAN
APSRXCLK
Symbol
Symbol
SDH/SONET TRANSMIT LINE INTERFACE
RECEIVE APS PORT
Lead No.
Lead No.
AA6
W9
AA10
AA12
AA13
AB14
AA11
Y8
Y10
Y11
Y12
Y13
Y7
I/O/P
I/O/P
O
I
O
O
O
O
O
LVCMOS
LVCMOS
LVPECL Serial SDH/SONET Transmit Data #1: 622.08/155.52
LVPECL Serial SDH/SONET Transmit Data #2: 155.52 Mbit/s bit-
LVPECL Serial SDH/SONET Transmit Data #3: 155.52 Mbit/s bit-
LVPECL Serial SDH/SONET Transmit Data #4: 155.52 Mbit/s bit-
LVDS
Analog
Type
8mA
- Lead Descriptions -
Type
8mA
Serial APS Port Receive Data: 622.08 Mbit/s bit-serial
data from mate PHAST-12N.
Receive Divided APS Port Clock: Clock output derived
from the clock recovered from the serial APS port data
stream on APSRXDATAP/N.
The clock rate is programmable to be either 19.44 or
77.76 MHz.
Mbit/s bit-serial data to electro/optical transceivers. Only
LINETXDATA1P/N is valid in STM-4/OC-12 mode.
serial data to electro/optical transceivers. Not valid in
STM-4/OC-12 mode.
serial data to electro/optical transceivers. Not valid in
STM-4/OC-12 mode.
serial data to electro/optical transceivers. Not valid in
STM-4/OC-12 mode.
Transmit Divided Clock: Clock output derived from the
synthesized transmit lock.
The clock rate is programmable to be either 19.44 MHz or
77.76 MHz.
Capacitor for the Transmit Line & APS Clock Synthe-
sizer: Optional external capacitor.
Advised capacitor value:
Line/Loop - Timing
External Timing
Name/Function
Name/Function
STM-1/OC-3
Application
PRELIMINARY TXC-06312B-MB, Ed. 2
1.0 F
N/A
PHAST-12N Device
STM-4/OC-12
Application
DATA SHEET
1.0 F
TXC-06312B
N/A
June 2005

Related parts for TXC-06312BIOG