LFXP10C-3F388I Lattice, LFXP10C-3F388I Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFXP10C-3F388I
Manufacturer Part Number
LFXP10C-3F388I
Description
FPGA LatticeXP Family 10000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 388-Pin FBGA Tray
Manufacturer
Lattice
Specifications of LFXP10C-3F388I
Package
388FBGA
Family Name
LatticeXP
Device Logic Units
10000
Maximum Internal Frequency
320 MHz
Typical Operating Supply Voltage
1.8|2.5|3.3 V
Maximum Number Of User I/os
244
Ram Bits
221184
Re-programmability Support
Yes
Lead Free Status / Rohs Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP10C-3F388I
Manufacturer:
LATTICE
Quantity:
176
Company:
Part Number:
LFXP10C-3F388I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 9 of 397
- Download datasheet (10Mb)
Lattice Semiconductor
Board Timing Guidelines for the DDR SDRAM Controller IP Core
PCB Layout Recommendations for BGA Packages
Section III. LatticeXP Family Handbook Revision History
ispLEVER Controlled Place and Route.......................................................................................................... 17-10
Guided Map and PAR .................................................................................................................................... 17-14
Conclusion ..................................................................................................................................................... 17-15
Technical Support Assistance........................................................................................................................ 17-16
Introduction ...................................................................................................................................................... 18-1
Read Operation................................................................................................................................................ 18-2
Write Operation ................................................................................................................................................ 18-4
Address and Command Signals....................................................................................................................... 18-5
Board Design Guidelines ................................................................................................................................. 18-7
Technical Support Assistance.......................................................................................................................... 18-8
Appendix A. Example Extractions of Delays from Timing Reports .................................................................. 18-9
Introduction ...................................................................................................................................................... 19-1
BGA Breakout and Routing Examples ............................................................................................................. 19-1
PCB Fabrication Cost and Design Rule Considerations ................................................................................ 19-12
Advantages and Disadvantages of BGA Packaging ...................................................................................... 19-13
BGA Package Test and Assembly ................................................................................................................. 19-14
PCB Design Support ...................................................................................................................................... 19-17
Technical Support Assistance........................................................................................................................ 19-17
Revision History ............................................................................................................................................. 19-18
Revision History ............................................................................................................................................... 20-1
Running Multiple Routing Passes ......................................................................................................... 17-10
Using Multiple Placement Iterations (Cost Tables) ............................................................................... 17-11
Clock Boosting ...................................................................................................................................... 17-12
Notes on Guided Mapping .................................................................................................................... 17-15
Notes on Guided PAR........................................................................................................................... 17-15
Set-up Time Calculation for the Data Input (Max. Case) ........................................................................ 18-3
Hold Time Calculation for the Data Input (Min. Case)............................................................................. 18-3
Write Set-up ............................................................................................................................................ 18-4
Write Hold ............................................................................................................................................... 18-5
Set-up Calculation................................................................................................................................... 18-6
Hold Calculation ...................................................................................................................................... 18-7
64-ball csBGA BGA Breakout and Routing Example.............................................................................. 19-3
64-ball ucBGA BGA Breakout and Routing Example.............................................................................. 19-4
100-ball csBGA BGA Breakout and Routing Examples .......................................................................... 19-5
132-ball csBGA BGA Breakout Examples .............................................................................................. 19-7
144-ball csBGA BGA Breakout Examples .............................................................................................. 19-9
256-ball caBGA BGA Breakout Examples ............................................................................................ 19-11
8
LatticeXP Family Handbook
Table of Contents
Related parts for LFXP10C-3F388I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFXP10C-3FN256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 9.7K LUTs 188 IO 1.8 /2.5/3.3V -3 Spd I
Manufacturer:
Lattice
Datasheet:
![LFXP10C-3FN256C](/photos/16/14/161486/bga256_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 9.7K LUTS 188 I/O
Manufacturer:
Lattice
Datasheet:
![LFXP10C-4FN256C](/photos/16/14/161486/bga256_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 9.7K LUTs 188 I/O 1.8/2.5/3.3V -4 Spd
Manufacturer:
Lattice
Datasheet:
![LFXP10C-3F256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 10000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP10C-4F256I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 10000 Cells 360MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP10C-3F388C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 10000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 388-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP10C-5FN256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 10000 Cells 400MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP10C-5FN388C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 10000 Cells 400MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 388-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP10C-4F256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 9.7KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP10C-3FN388I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 9.7KLUTS 244I/O 388-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP10C-4F388C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 9.7KLUTS 244I/O 388-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP10C-4FN388C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 9.7KLUTS 244I/O 388-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP10C-3FN388C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 9.7KLUTS 244I/O 388-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP10C-4FN256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 9.7KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet: