DSPB56366AG120 Freescale Semiconductor, DSPB56366AG120 Datasheet - Page 11

IC DSP 24BIT AUD 120MHZ 144-LQFP

DSPB56366AG120

Manufacturer Part Number
DSPB56366AG120
Description
IC DSP 24BIT AUD 120MHZ 144-LQFP
Manufacturer
Freescale Semiconductor
Series
Symphony™r
Type
Audio Processorr
Datasheet

Specifications of DSPB56366AG120

Interface
Host Interface, I²C, SAI, SPI
Clock Rate
120MHz
Non-volatile Memory
ROM (240 kB)
On-chip Ram
69kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 110°C
Mounting Type
Surface Mount
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPB56366AG120
Manufacturer:
TOSHIBA
Quantity:
639
Part Number:
DSPB56366AG120
Manufacturer:
FREESCAL
Quantity:
273
Part Number:
DSPB56366AG120
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Table 2-7 External Bus Control Signals (continued)
State during
Signal Name
Type
Signal Description
Reset
BG
Input
Ignored Input Bus Grant—BG is an active-low input. BG is asserted by an external bus
arbitration circuit when the DSP56366 becomes the next bus master. When BG
is asserted, the DSP56366 must wait until BB is deasserted before taking bus
mastership. When BG is deasserted, bus mastership is typically given up at the
end of the current bus cycle. This may occur in the middle of an instruction that
requires more than one external bus cycle for execution.
For proper BG operation, the asynchronous bus arbitration enable bit (ABE) in
the OMR register must be set.
BB
Input/Output
Input
Bus Busy—BB is a bidirectional active-low input/output. BB indicates that the
bus is active. Only after BB is deasserted can the pending bus master become
the bus master (and then assert the signal again). The bus master may keep
BB asserted after ceasing bus activity regardless of whether BR is asserted or
deasserted. This is called “bus parking” and allows the current bus master to
reuse the bus without rearbitration until another device requires the bus. The
deassertion of BB is done by an “active pull-up” method (i.e., BB is driven high
and then released and held high by an external pull-up resistor).
For proper BB operation, the asynchronous bus arbitration enable bit (ABE) in
the OMR register must be set.
BB requires an external pull-up resistor.
DSP56366 Technical Data, Rev. 3.1
Freescale Semiconductor
2-7

Related parts for DSPB56366AG120