DSPB56366AG120 Freescale Semiconductor, DSPB56366AG120 Datasheet - Page 55

IC DSP 24BIT AUD 120MHZ 144-LQFP

DSPB56366AG120

Manufacturer Part Number
DSPB56366AG120
Description
IC DSP 24BIT AUD 120MHZ 144-LQFP
Manufacturer
Freescale Semiconductor
Series
Symphony™r
Type
Audio Processorr
Datasheet

Specifications of DSPB56366AG120

Interface
Host Interface, I²C, SAI, SPI
Clock Rate
120MHz
Non-volatile Memory
ROM (240 kB)
On-chip Ram
69kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 110°C
Mounting Type
Surface Mount
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPB56366AG120
Manufacturer:
TOSHIBA
Quantity:
639
Part Number:
DSPB56366AG120
Manufacturer:
FREESCAL
Quantity:
273
Part Number:
DSPB56366AG120
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1
2
3
4
5
Freescale Semiconductor
No.
193 RD deassertion to data not valid
194 WR assertion to data active
195 WR deassertion to data high impedance
The number of wait states for out-of-page access is specified in the DCR.
The refresh period is specified in the DCR.
RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t
The asynchronous delays specified in the expressions are valid for DSP56366.
Either t
No.
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
RCH
Random read or write cycle time
RAS assertion to data valid (read)
CAS assertion to data valid (read)
Column address valid to data valid (read)
CAS deassertion to data not valid (read hold time)
RAS deassertion to RAS assertion
RAS assertion pulse width
CAS assertion to RAS deassertion
RAS assertion to CAS deassertion
CAS assertion pulse width
RAS assertion to CAS assertion
RAS assertion to column address valid
CAS deassertion to RAS assertion
CAS deassertion pulse width
Row address valid to RAS assertion
RAS assertion to row address not valid
Column address valid to CAS assertion
Table 3-14 DRAM Out-of-Page and Refresh Timings, Eight Wait States
or t
RRH
Table 3-15 DRAM Out-of-Page and Refresh Timings, Eleven Wait States
must be satisfied for read cycles.
Characteristics
Characteristics
3
4
DSP56366 Technical Data, Rev. 3.1
3
Symbol
t
GZ
0.75 × T
Expression
Symbol
0.25 × T
t
t
t
t
t
t
t
t
t
t
t
t
t
t
RAC
CAC
t
RSH
CSH
RCD
RAD
CRP
t
RAH
t
OFF
RAS
CAS
ASR
ASC
RC
AA
RP
CP
0.0
C
− 0.3
C
4
6.25 × T
3.75 × T
4.25 × T
7.75 × T
5.25 × T
6.25 × T
3.75 × T
1.75 × T
5.75 × T
4.25 × T
4.25 × T
1.75 × T
0.75 × T
4.5 × T
2.5 × T
Expression
11.1
Min
0.0
12 × T
66 MHz
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
OFF
− 7.0
± 4.0
C
− 7.0
− 7.0
− 4.0
− 4.0
− 4.0
− 4.0
− 4.0
± 4.0
− 4.0
− 4.0
− 4.0
− 4.0
− 4.0
Max
3.8
1, 2
4
and not t
(continued)
120.0
38.5
73.5
48.5
58.5
33.5
21.0
13.5
53.5
38.5
38.5
13.5
Min
Min
0.0
9.1
0.0
3.5
1, 2
GZ
80 MHz
.
55.5
30.5
38.0
Max
Max
29.0
21.5
3.1
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
3-29

Related parts for DSPB56366AG120