FDC37C669-MT SMSC, FDC37C669-MT Datasheet - Page 2

• Manufacturer Part Number: FDC37C669-MT
• Description: IC CTRLR SUPER I/O FLPPY 100TQFP
• Manufacturer: SMSC

Specifications of FDC37C669-MT

• Controller Type: I/O Controller
• Interface: ISA Host
• Voltage - Supply: 4.5 V ~ 5.5 V
• Current - Supply: 25mA
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 638-1008

FEATURES.................................................................................................................................................................. 1
GENERAL DESCRIPTION .......................................................................................................................................... 3
PIN CONFIGURATION ................................................................................................................................................. 4
DESCRIPTION OF PIN FUNCTIONS........................................................................................................................... 6
FUNCTIONAL DESCRIPTION................................................................................................................................... 17
COMMAND SET/DESCRIPTIONS ............................................................................................................................ 41
INSTRUCTION SET.................................................................................................................................................... 45
PARALLEL PORT FLOPPY DISK CONTROLLER ......................................................................................................71
SERIAL PORT (UART) ............................................................................................................................................... 73
INFRARED INTERFACE .............................................................................................................................................87
PARALLEL PORT ...................................................................................................................................................... 88
AUTO POWER MANAGEMENT ................................................................................................................................ 108
INTEGRATED DRIVE ELECTRONICS INTERFACE .............................................................................................. 114
CONFIGURATION .................................................................................................................................................... 118
OPERATIONAL DESCRIPTION ............................................................................................................................... 136
TIMING DIAGRAMS ................................................................................................................................................. 139
SUPER I/O REGISTERS .......................................................................................................................................17
HOST PROCESSOR INTERFACE ....................................................................................................................... 17
FLOPPY DISK CONTROLLER ............................................................................................................................. 18
FLOPPY DISK CONTROLLER INTERNAL REGISTERS ......................................................................................18
IBM XT/AT COMPATIBLE, BI-DIRECTIONAL AND EPP MODES ........................................................................90
EXTENDED CAPABILITIES PARALLEL PORT.................................................................................................... 96
MAXIMUM GUARANTEED RATINGS ................................................................................................................ 136
DC ELECTRICAL CHARACTERISTICS ............................................................................................................ 136
ECP PARALLEL PORT TIMING .......................................................................................................................... 156
TABLE OF CONTENTS
2