W83627UHG Nuvoton Technology Corporation of America, W83627UHG Datasheet - Page 114

no-image

W83627UHG

Manufacturer Part Number
W83627UHG
Description
IC I/O CONTROLLER 128-QFP
Manufacturer
Nuvoton Technology Corporation of America
Datasheets

Specifications of W83627UHG

Applications
PC's, PDA's
Interface
LPC
Voltage - Supply
3.3V, 5V
Package / Case
128-XFQFN
Mounting Type
Surface Mount
Pin Count
128
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W83627UHG
Manufacturer:
FENGHUA
Quantity:
40 000
Part Number:
W83627UHG
Manufacturer:
Winbond
Quantity:
1 000
Part Number:
W83627UHG
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
W83627UHG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W83627UHG
Quantity:
68
9.3.6
The Data Rate Register is used to set the transfer rate and write precompensation. However, in PC-
AT and PS/2 Model 30 and PS/2 modes, the data rate is controlled by the CC register, not by the DR
register. As a result, the real data rate is determined by the most recent write to either the DR or CC
register. The bit definitions for this register are as follows:
DEFAULT
NAME
BIT
BIT
7
6
5
4
3
2
1
0
7
6
5
4
3
2
BIT
Data Rate Register (DR Register) (Write base address + 4)
Request for Master (RQM). A high on this bit indicates Data Register is ready to send or
receive data to or from the processor.
DATA INPUT/OUTPUT (DIO). If DIO = HIGH, then the transfer is from Data Register to
the processor. If DIO = LOW, the transfer is from processor to Data Register.
Non-DMA mode. The FDC is in the non-DMA mode, this bit is set only during the
execution phase in non-DMA mode.
FDC Busy (CB). A read or write command is in the process when CB = HIGH.
FDD 3 Busy. (D3B = 1) FDD number 3 is in the SEEK mode.
FDD 2 Busy. (D2B = 1) FDD number 2 is in the SEEK mode.
FDD 1 Busy. (D1B = 1) FDD number 1 is in the SEEK mode.
FDD 0 Busy. (D0B = 1) FDD number 0 is in the SEEK mode.
S/W RESET. The software reset bit.
POWER DOWN.
0: FDC in normal mode.
1: FDC in power-down mode.
0
PRECOMP 2.
PRECOMP 1.
PRECOMP 0.
RESET
S/W
7
0
POWER
DOWN
6
0
5
0
PRECOMP2
DESCRIPTION
DESCRIPTION
4
0
-103-
PRECOMP1
Selects the value of write precompensation.
The
precompensation
combination of these bits. Please see the
tables below.
3
0
Publication Release Date: May 25, 2007
following
PRECOMP0
2
0
tables
values
W83627UHG
DRATE1
1
1
show
for
Revision 1.0
DRATE0
every
0
0
the

Related parts for W83627UHG