LFXP6C-4TN144C Lattice, LFXP6C-4TN144C Datasheet - Page 65

• Manufacturer Part Number: LFXP6C-4TN144C
• Description: IC FPGA 5.8KLUTS 100I/O 144-TQFP
• Manufacturer: Lattice

Specifications of LFXP6C-4TN144C

• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Lattice Semiconductor
sysCLOCK PLL Timing
LatticeXP “C” Sleep Mode Timing
f
f
f
f
f
AC Characteristics
t
t
t
t
t
t
t
t
t
t
t
t
1. Jitter sample is taken over 10,000 samples of the primary PLL output with clean reference clock.
2. Output clock is valid after t
3. Using LVDS output buffers.
4. As compared to CLKOP output.
Timing v.F0.11
t
t
t
t
IN
OUT
OUT2
VCO
PFD
DT
PH
OPJIT
SK
W
LOCK
PA
IPJIT
FBKDLY
HI
LO
RST
PWRDN
PWRUP
WSLEEPN
WAWAKE
Parameter
Parameter
4
2
1
Input Clock Frequency (CLKI, CLKFB)
Output Clock Frequency (CLKOP, CLKOS)
K-Divider Output Frequency (CLKOK)
PLL VCO Frequency
Phase Detector Input Frequency
Output Clock Duty Cycle
Output Phase Accuracy
Output Clock Period Jitter
Input Clock to Output Clock Skew
Output Clock Pulse Width
PLL Lock-in Time
Programmable Delay Unit
Input Clock Period Jitter
External Feedback Delay
Input Clock High Time
Input Clock Low Time
RST Pulse Width
SLEEPN
SLEEPN Low to I/O Tristate
SLEEPN High to Power Up
SLEEPN Pulse Width to Initiate Sleep Mode
SLEEPN Pulse Rejection
I/O
LOCK
Descriptions
for PLL reset and dynamic delay adjustment.
Over Recommended Operating Conditions
Descriptions
t
PWRDN
LFXP3
LFXP6
LFXP10
LFXP15
LFXP20
Default duty cycle elected
f
f
Divider ratio = integer
At 90% or 10%
90% to 90%
10% to 10%
OUT
OUT
3-25
Š 100MHz
< 100MHz
Conditions
3
Sleep Mode
Min.
400
—
—
—
—
—
—
—
DC and Switching Characteristics
3
LatticeXP Family Data Sheet
t
PWRUP
Typ.
1.1
1.4
1.7
1.4
1.7
20
—
—
0.195
Min.
375
100
0.5
0.5
25
25
25
45
10
—
—
—
—
—
—
—
1
Typ.
250
50
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Max.
120
2.1
2.4
1.8
2.1
2.4
32
—
+/- 125
+/- 200
+/- 200
187.5
Max.
0.05
0.02
375
375
750
150
400
55
10
—
—
—
—
—
Units
ms
ms
ms
ms
ms
ns
ns
ns
Units
UIPP
MHz
MHz
MHz
MHz
MHz
UI
ps
ps
ns
us
ps
ps
ns
ns
ns
ns
%