TXC-06101AILQ Transwitch Corporation, TXC-06101AILQ Datasheet - Page 131

no-image

TXC-06101AILQ

Manufacturer Part Number
TXC-06101AILQ
Description
Manufacturer
Transwitch Corporation
Datasheet

Specifications of TXC-06101AILQ

Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
PQFP
Rad Hardened
No
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TXC-06101AILQ
Manufacturer:
ATMEL
Quantity:
100
Company:
Part Number:
TXC-06101AILQ A
Quantity:
32
Part Number:
TXC-06101AILQ-A
Manufacturer:
TRANSWITCH
Quantity:
20 000
RE-TIMING
Re-timing can be independently selected in the Transmit and Receive Sides. When not enabled, the Rx Re-
timing and/or Tx Re-timing FIFOs are bypassed.
Rx Side
Receive re-timing is always performed in SPE-only Mode and all parallel modes operating at 19.44 Mbyte/s.
Receive re-timing is an option for the following modes:
Receive re-timing is controlled by the Pin MBEI, RCLK and RXRTM (CR9; 1F9[H], Bit 1). As shown in Table 5,
the interaction of these bits is hierarchical in nature.
When Rx Re-timing is performed, the Rx Re-timing FIFO is the elastic store between the Rx POH Processor
and the Rx Terminal Generator. The inputs to the FIFO are the SPE Portion of the Rx Line signal. Information
is clocked in at the line rate. The Terminal Timing Generator provides the read clock and the signals necessary
for Pointer Generation. The new Pointer is calculated and Positive or Negative Justifications are made, as nec-
essary, to prevent FIFO overflow or underflow. The values placed in the "SS" Bit positions of the H1 Byte are
determined by the controls S0 and S1 (CR6; 0FE[H], Bits 2 and 3). All justifications are accumulated by the
Local PJ Counter (022[H]). Counter overflow is indicated by LPJOF (SR7; 0F6[H], Bit 0). FIFO underflow or
overflow is reported as Rx FIFO Error - RFIFOE (SR4; 1F2/3/5[H], Bit 5). Automatic recovery from an under-
flow or overflow condition can be enabled with RFREN (CR3; 0FB[H], Bit 6). The FIFO may also be re-centered
with RRFIFO (CR3; 0FB[H], Bit 5).
1. Serial and 6.48 Mbyte/s Parallel SONET
2. Serial and 6.48 Mbyte/s Parallel Datacom
Pin MBEI
High
Low
Proprietary TranSwitch Corporation Information for use Solely by its Customers
SONET or Data-
Serial and 6. 48
Mbyte/s Parallel
SPE-only
P.O.M.
com
-
Table 5. Rx Re-Timing Control
RCLK
0
0
1
-
-
- 131 of 196 -
DATA SHEET
RXRTM
0
1
-
-
-
Enabled
Enabled
Enabled
Disabled
Enabled
Rx Re-Timing
TXC-06101
Ed. 3, April 2001
TXC-06101-MB
PHAST-1

Related parts for TXC-06101AILQ