TXC-06101AILQ Transwitch Corporation, TXC-06101AILQ Datasheet - Page 143

no-image

TXC-06101AILQ

Manufacturer Part Number
TXC-06101AILQ
Description
Manufacturer
Transwitch Corporation
Datasheet

Specifications of TXC-06101AILQ

Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
PQFP
Rad Hardened
No
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TXC-06101AILQ
Manufacturer:
ATMEL
Quantity:
100
Company:
Part Number:
TXC-06101AILQ A
Quantity:
32
Part Number:
TXC-06101AILQ-A
Manufacturer:
TRANSWITCH
Quantity:
20 000
The Tx Terminal Port Parallel 19.44 Mbyte/s Datacom Format is shown in Figure 66. TPCI/O, TSPEI/O and
TSYNI/O are all outputs that are active at all times. It is assumed that one PHAST-1 will be used to create the
control signals for the entire bus. TPDI(0-7) and TPARI are inputs. TMBSEL0 and TMBSEL1 determine which
third of the bus is sampled by a PHAST-1. DRCI and DFRI are the Reference Inputs. DFRI may be from one to
three clock periods in duration. TPCI/O is the 19.44 MHz output clock. TPDI0 through TPDI7 are the byte wide
data inputs where the LSB is TPDI0. TSPEI/O is Low during the TOH and, optionally, POH Byte Times. ENDC-
MPOH controls the state of TSPEI/O during the POH Byte times. ENDCMPOH = "0" results in TSPEI/O transi-
tioning Low during these Byte times. If ENDCMPOH = "1", TSPEI/O remains High during these Byte times.
TSYNI/O is High during the C1, J1 and, optionally, V1 Byte times. The V1 Byte time option is enabled when the
control H4INT is set to "1". The polarity of TPCI/O can be inverted with the control INVPCK. A value of "0"
results in TSPEI/O and TSYNI/O being output on the Falling Edge and TPDI(0-7) being sampled on the Falling
Edge. When INVPCK = "1", the Rising Edge is used for both output and input. TDDLY is used to determine the
delay time from TSYNI/O transitioning High to sampling of the data on TPDI(0-7). The sending device will nor-
mally output data on the same edge it is sampled by the PHAST-1. A setting of "0" results in a two-clock delay.
When set to "1" the delay is three clocks. Note that, in contrast to the Rx side, the Tx C1 is High during all three
slots of the C1 byte time.
DRCI
DFRI
TPCI/O
(output)
TSPEI/O
TSYNI/O
TPDI
(TDDLY = "0")
TPDI
(TDDLY = "1")
TPARI
(output)
(output)
0 - 7
0 - 7
INVPCK = "1"
INVPCK = "0"
D2
D1
Proprietary TranSwitch Corporation Information for use Solely by its Customers
A1,1
D2
D3
Figure 66. Tx Terminal Port Parallel 19.44 Mbyte/s Datacom Format
A2,2
A2,1
C1,1
A2,3
A2,2
C1,2
C1,1
A2,3
C1,3
C1,2
C1,1
- 143 of 196 -
DATA SHEET
C1,3
C1,2
J1,1
ENDCMPOH = "0"
ENDCMPOH = "1"
POH
C1,3
J1,2
POH
POH
J1,3
NOT VI or NOT ENABLED
POH
POH
IF VI and IF ENABLED
D1
POH
D2
D1
D3
D2
D1
D1
D3
D2
TXC-06101
Ed. 3, April 2001
D2
D1
D3
TXC-06101-MB
PHAST-1
D3
D2
D1

Related parts for TXC-06101AILQ