TXC-06101AILQ Transwitch Corporation, TXC-06101AILQ Datasheet - Page 138

no-image

TXC-06101AILQ

Manufacturer Part Number
TXC-06101AILQ
Description
Manufacturer
Transwitch Corporation
Datasheet

Specifications of TXC-06101AILQ

Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
PQFP
Rad Hardened
No
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TXC-06101AILQ
Manufacturer:
ATMEL
Quantity:
100
Company:
Part Number:
TXC-06101AILQ A
Quantity:
32
Part Number:
TXC-06101AILQ-A
Manufacturer:
TRANSWITCH
Quantity:
20 000
Figure
6.48 Mbyte/s parallel buses multiplexed together. The TOH Byte positions are aligned. The SPE Portions may
not be aligned. TPCI/O is the 19.44 MHz input clock. TPDI0 through TPDI7 are the byte wide data inputs
where the LSB is TPDI0. When INVPCK = "0", TPDI (0-7), TSPEI/O, TSYNI/O and TPARI are clocked in on the
Rising Edge of TPCI/O. TPDI(0-7), TSPEI/O, TSYNI/O and TPARI are clocked in on the Falling Edge of TPCI/O
if INVPCK = "1". Input Frame Delineation is controlled by C1J1EN. When set to "0", TSYNI/O and TSPEI/O are
disregarded and the incoming A1/A2 and H1/H2 Bytes are used to determine Frame and SPE alignment. If
C1J1EN = "1" the information content of the A1, A2, H1 and H2 Bytes is disregarded and TSPEI/O and
TSYNI/O are enabled. TSPEI/O is Low during the TOH Byte Times. TSYNI/O is High during the C1 (slot #1
only), J1 and, optionally, V1 Byte times. The V1 Byte time option is enabled when the control H4INT is set to
"1". TMBSEL0 and TMBSEL1 (CR18; 1DC[H], Bits 1 and 2) determine which third of the bus is used.
Serial Datacom
The Rx Terminal Port Serial Datacom Format is shown in Figure 61. The Reference inputs may be either
RRCI/RRFI or RXCK/RXFR. The external reference frame pulse (RRFI) may be from one to eight clock peri-
ods in duration. RTDO is output on the Falling Edge of RTCO. The order of output is MSB
Low during the TOH and, optionally, the POH Byte Times. ENDCMPOH (CR5; 0FD[H], Bit 5) controls the state
of RSPE during the POH Byte times. ENDCMPOH = "0" results in RSPE transitioning Low during these Byte
times. If ENDCMPOH = "1", RSPE remains High during these Byte times. RSYN is High during the C1, J1 and,
optionally, V1 Byte times. The V1 Byte time option is enabled when the control H4INT is set to "1".
TPCI/O
TPDI
TSPEI/O
TSYNI/O
TPARI
(input)
RRCI
RXCK
RRFI
RXFR
RTCO
RTDO
RSPE
RSYN
0 - 7
(input)
(input)
60
A1,1
msb
depicts the Tx Terminal Port Parallel 19.44 Mbyte/s SONET Format which, again, consists of three
NOTE: POH BYTES USUALLY NOT ALIGNED IN ADJACENT TIME SLOTS
A1
Proprietary TranSwitch Corporation Information for use Solely by its Customers
TMBSEL1/0
Figure 60. Tx Terminal Port Parallel 19.44 Mbyte/s SONET Format
A2,3
A2
lsb
C1 TIME
INVPCK = "0"
INVPCK = "1"
Figure 61. Rx Terminal Port Serial Datacom Format
C1,1
01
msb
C1,2
C1 TIME
C1
C1,3
lsb
D1
- 138 of 196 -
DATA SHEET
D3
(POH)
IF J1
D1
(POH)
IF J1
ENDCMPOH = "1"
ENDCMPOH = "0"
D2
IF J1 Time
POH
(POH)
IF J1
D3
IF V1
D1
IF PRESENT
(IF V1 Time & IF ENABLED)
msb
IF V1
D2
(Vx,1)
IF V1
D3
LSB. RSPE is
TXC-06101
Ed. 3, April 2001
TXC-06101-MB
PHAST-1
lsb
D1

Related parts for TXC-06101AILQ