ATmega8 Atmel Corporation, ATmega8 Datasheet - Page 175

no-image

ATmega8

Manufacturer Part Number
ATmega8
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega8

Flash (kbytes)
8 Kbytes
Pin Count
32
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
12
Hardware Qtouch Acquisition
No
Max I/o Pins
23
Ext Interrupts
2
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
1
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
3
Input Capture Channels
1
Pwm Channels
3
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega8-16AC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega8-16AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega8-16AI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega8-16AJ
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega8-16AL
Manufacturer:
ALTERA
0
Part Number:
ATmega8-16AU
Manufacturer:
Atmel
Quantity:
20 000
Part Number:
ATmega8-16AU
Manufacturer:
ATMEL
Quantity:
5
Part Number:
ATmega8-16AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega8-16AU
Manufacturer:
ATMEL
Quantity:
20 000
Company:
Part Number:
ATmega8-16AU
Quantity:
4
Part Number:
ATmega8-16AUR
Manufacturer:
AVX
Quantity:
4 000
Part Number:
ATmega8-16AUЈ¬ SL383
Manufacturer:
ATMEL
Quantity:
6 000
Part Number:
ATmega8-16PU
Manufacturer:
ATMEL
Quantity:
5 510
Part Number:
ATmega8515
Manufacturer:
AT
Quantity:
20 000
Master Receiver Mode
2486Z–AVR–02/11
In the Master Receiver mode, a number of data bytes are received from a Slave Transmitter
(see
format of the following address packet determines whether Master Transmitter or Master
Receiver mode is to be entered. If SLA+W is transmitted, MT mode is entered, if SLA+R is trans-
mitted, MR mode is entered. All the status codes mentioned in this section assume that the
prescaler bits are zero or are masked to zero.
Figure 80. Data Transfer in Master Receiver Mode
A START condition is sent by writing the following value to TWCR:
TWEN must be written to one to enable the Two-wire Serial Interface, TWSTA must be written to
one to transmit a START condition and TWINT must be set to clear the TWINT Flag. The TWI
will then test the Two-wire Serial Bus and generate a START condition as soon as the bus
becomes free. After a START condition has been transmitted, the TWINT Flag is set by hard-
ware, and the status code in TWSR will be 0x08 (see
MR mode, SLA+R must be transmitted. This is done by writing SLA+R to TWDR. Thereafter the
TWINT bit should be cleared (by writing it to one) to continue the transfer. This is accomplished
by writing the following value to TWCR:
When SLA+R have been transmitted and an acknowledgement bit has been received, TWINT is
set again and a number of status codes in TWSR are possible. Possible status codes in Master
mode are 0x38, 0x40, or 0x48. The appropriate action to be taken for each of these status codes
is detailed in
the TWINT Flag is set high by hardware. This scheme is repeated until the last byte has been
received. After the last byte has been received, the MR should inform the ST by sending a
NACK after the last received data byte. The transfer is ended by generating a STOP condition or
a repeated START condition. A STOP condition is generated by writing the following value to
TWCR:
A REPEATED START condition is generated by writing the following value to TWCR:
TWCR
value
TWCR
value
TWCR
value
TWCR
value
Figure
SDA
SCL
80). In order to enter a Master mode, a START condition must be transmitted. The
TWINT
TWINT
TWINT
TWINT
Table 67 on page
1
1
1
1
Device 1
RECEIVER
MASTER
TWEA
TWEA
TWEA
TWEA
X
X
X
X
TRANSMITTER
Device 2
176. Received data can be read from the TWDR Register when
TWSTA
TWSTA
TWSTA
TWSTA
SLAVE
1
0
0
1
TWSTO
TWSTO
TWSTO
TWSTO
Device 3
0
0
1
0
........
TWWC
TWWC
TWWC
TWWC
X
X
X
X
Table 66 on page
Device n
TWEN
TWEN
TWEN
TWEN
V
1
1
1
1
CC
R1
ATmega8(L)
0
0
0
0
173). In order to enter
R2
TWIE
TWIE
TWIE
TWIE
X
X
X
X
175

Related parts for ATmega8