SAM3SD8B Atmel Corporation, SAM3SD8B Datasheet - Page 562

• Manufacturer Part Number: SAM3SD8B
• Manufacturer: Atmel Corporation

28.7.1.2
28.7.1.3
562
562
SAM3S8/SD8
SAM3S8/SD8
Transmitter Clock Management
Receiver Clock Management
Table 28-4.
The transmitter clock is generated from the receiver clock or the divider clock or an external
clock scanned on the TK I/O pad. The transmitter clock is selected by the CKS field in
SSC_TCMR (Transmit Clock Mode Register). Transmit Clock can be inverted independently by
the CKI bits in SSC_TCMR.
The transmitter can also drive the TK I/O pad continuously or be limited to the actual data trans-
fer. The clock output is configured by the SSC_TCMR register. The Transmit Clock Inversion
(CKI) bits have no effect on the clock outputs. Programming the TCMR register to select TK pin
(CKS field) and at the same time Continuous Transmit Clock (CKO field) might lead to unpredict-
able results.
Figure 28-6. Transmitter Clock Management
The receiver clock is generated from the transmitter clock or the divider clock or an external
clock scanned on the RK I/O pad. The Receive Clock is selected by the CKS field in
SSC_RCMR (Receive Clock Mode Register). Receive Clocks can be inverted independently by
the CKI bits in SSC_RCMR.
The receiver can also drive the RK I/O pad continuously or be limited to the actual data transfer.
The clock output is configured by the SSC_RCMR register. The Receive Clock Inversion (CKI)
bits have no effect on the clock outputs. Programming the RCMR register to select RK pin (CKS
field) and at the same time Continuous Receive Clock (CKO field) can lead to unpredictable
results.
Maximum
MCK / 2
Receiver
TK (pin)
Divider
Clock
Clock
MUX
CKS
CKO
Minimum
MCK / 8190
Controller
Tri_state
MUX
INV
CKI
Data Transfer
Controller
Tri-state
CKG
11090A–ATARM–10-Feb-12
11090A–ATARM–10-Feb-12
Transmitter
Clock
Clock
Output