SAM3SD8B Atmel Corporation, SAM3SD8B Datasheet - Page 616

no-image

SAM3SD8B

Manufacturer Part Number
SAM3SD8B
Description
Manufacturer
Atmel Corporation
Datasheets
Figure 29-19. TWI Read Operation with Single Data Byte and Internal Address
616
616
SAM3S8/SD8
SAM3S8/SD8
(CLDIV, CHDIV, CKDIV) in TWI_CWGR
- Internal address size (IADRSZ)
Read Receive Holding register
Set the Master Mode register:
TWI_CR = MSEN + SVDIS
TWI_CR = START | STOP
Read ==> bit MREAD = 1
Set the internal address
Set the Control register:
- Device slave address
TWI_IADR = address
- Transfer direction bit
Read Status register
Read Status register
(Needed only once)
Start the transfer
- Master enable
Yes
TXCOMP = 1?
Set TWI clock
RXRDY = 1?
Yes
BEGIN
END
No
No
11090A–ATARM–10-Feb-12
11090A–ATARM–10-Feb-12

Related parts for SAM3SD8B