SAM3SD8B Atmel Corporation, SAM3SD8B Datasheet - Page 608
SAM3SD8B
Manufacturer Part Number
SAM3SD8B
Description
Manufacturer
Atmel Corporation
- Current page: 608 of 1143
- Download datasheet (20Mb)
Figure 29-8. Master Write with One Byte Internal Address and Multiple Data Bytes
29.8.5
Figure 29-9. Master Read with One Data Byte
608
608
TXCOMP
TXRDY
TWCK
TWD
Write THR (Data n)
SAM3S8/SD8
SAM3S8/SD8
S
Master Receiver Mode
DADR
W
The read sequence begins by setting the START bit. After the start condition has been sent, the
master sends a 7-bit slave address to notify the slave device. The bit following the slave address
indicates the transfer direction, 1 in this case (MREAD = 1 in TWI_MMR). During the acknowl-
edge clock pulse (9th pulse), the master releases the data line (HIGH), enabling the slave to pull
it down in order to generate the acknowledge. The master polls the data line during this clock
pulse and sets the NACK bit in the status register if the slave does not acknowledge the byte.
If an acknowledge is received, the master is then ready to receive data from the slave. After data
has been received, the master sends an acknowledge condition to notify the slave that the data
has been received except for the last data, after the stop condition. See
RXRDY bit is set in the status register, a character has been received in the receive-holding reg-
ister (TWI_RHR). The RXRDY bit is reset when reading the TWI_RHR.
When a single data byte read is performed, with or without internal address (IADR), the START
and STOP bits must be set at the same time. See
performed, with or without internal address (IADR), the STOP bit must be set after the next-to-
last data received. See
TXCOMP
RXRDY
A
TWD
IADR
S
Write START &
STOP Bit
A
DADR
Figure
DATA n
29-10. For Internal Address usage see
R
A
A
Write THR (Data n+1)
DATA
Figure
Read RHR
N
29-9. When a multiple data byte read is
DATA n+1
STOP command performed
(by writing in the TWI_CR)
P
Write THR (Data n+2)
Last data sent
A
Section
Figure
DATA n+2
11090A–ATARM–10-Feb-12
11090A–ATARM–10-Feb-12
29.8.6.
29-9. When the
A
P
Related parts for SAM3SD8B
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
ARM-based Flash MCU
Manufacturer:
ATMEL [ATMEL Corporation]
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet: