STM32F205ZG STMicroelectronics, STM32F205ZG Datasheet - Page 25

• Manufacturer Part Number: STM32F205ZG
• Description: High-performance ARM Cortex-M3 MCU with 1 Mbyte Flash, 120 MHz CPU, ART Accelerator
• Manufacturer: STMicroelectronics

Specifications of STM32F205ZG

• 10/100 Ethernet Mac With Dedicated Dma: supports IEEE 1588v2 hardware, MII/RMII

STM32F205xx, STM32F207xx
2.2.17
Figure 8.
Real-time clock (RTC), backup SRAM and backup registers
The backup domain of the STM32F20x devices includes:
●
●
●
The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain
the second, minute, hour (in 12/24 hour), week day, date, month, year, in BCD (binary-coded
decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are
performed automatically. The RTC provides a programmable alarm and programmable
periodic interrupts with wakeup from Stop and Standby modes.
It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power
RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC
has a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz
output to compensate for any natural quartz deviation.
Two alarm registers are used to generate an alarm at a specific time and calendar fields can
be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit
programmable binary auto-reload downcounter with programmable resolution is available
and allows automatic wakeup and periodic alarms from every 120 µs to every 36 hours.
A 20-bit prescaler is used for the time base clock. It is by default configured to generate a
time base of 1 second from a clock at 32.768 kHz.
The 4-Kbyte backup SRAM is an EEPROM-like area.It can be used to store data which
need to be retained in VBAT and standby mode.This memory area is disabled to minimize
power consumption (see
The backup registers are 32-bit registers used to store 80 bytes of user application data
when V
or when the device wakes up from the Standby mode (see
modes).
Like backup SRAM, the RTC and backup registers are supplied through a switch that is
powered either from the V
The real-time clock (RTC)
4 Kbytes of backup SRAM
20 backup registers
DD
power is not present. Backup registers are not reset by a system, a power reset,
Startup in regulator OFF: fast V
- power-down reset risen before V
Section 2.2.18: Low-power
DD
supply when present or the V
Doc ID 15818 Rev 8
DD
CAP_1
slope
modes). It can be enabled by software.
/V
CAP_2
BAT
Section 2.2.18: Low-power
pin.
stabilization
Description
25/170