STM32F205ZG STMicroelectronics, STM32F205ZG Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM32F205ZG
Manufacturer Part Number
STM32F205ZG
Description
High-performance ARM Cortex-M3 MCU with 1 Mbyte Flash, 120 MHz CPU, ART Accelerator
Manufacturer
STMicroelectronics
Datasheet
1.STM32F205VE.pdf
(170 pages)
Specifications of STM32F205ZG
10/100 Ethernet Mac With Dedicated Dma
supports IEEE 1588v2 hardware, MII/RMII
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F205ZG
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM32F205ZGT6
Manufacturer:
STMicroelectronics
Quantity:
11
Company:
Part Number:
STM32F205ZGT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
STM32F205xx, STM32F207xx
3
4
5
Pinouts and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
5.1
5.2
5.3
Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
2.2.29
2.2.30
2.2.31
2.2.32
2.2.33
2.2.34
2.2.35
2.2.36
2.2.37
2.2.38
Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
5.1.1
5.1.2
5.1.3
5.1.4
5.1.5
5.1.6
5.1.7
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
5.3.1
5.3.2
5.3.3
5.3.4
5.3.5
5.3.6
5.3.7
5.3.8
5.3.9
5.3.10
5.3.11
Universal serial bus on-the-go high-speed (OTG_HS) . . . . . . . . . . . . . 32
Audio PLL (PLLI2S) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Digital camera interface (DCMI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
True random number generator (RNG) . . . . . . . . . . . . . . . . . . . . . . . . . 33
GPIOs (general-purpose inputs/outputs) . . . . . . . . . . . . . . . . . . . . . . . . 34
ADCs (analog-to-digital converters) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
DAC (digital-to-analog converter) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Serial wire JTAG debug port (SWJ-DP) . . . . . . . . . . . . . . . . . . . . . . . . . 35
Embedded Trace Macrocell™ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Typical values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Typical curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Loading capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Power supply scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Current consumption measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
VCAP1/VCAP2 external capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Operating conditions at power-up / power-down (regulator ON) . . . . . . 66
Operating conditions at power-up / power-down (regulator OFF) . . . . . 66
Embedded reset and power control block characteristics . . . . . . . . . . . 67
Supply current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Wakeup time from low-power mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Internal clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
PLL spread spectrum clock generation (SSCG) characteristics . . . . . . 88
Doc ID 15818 Rev 8
Contents
3/170