XC908AS60ACFU Motorola Semiconductor Products, XC908AS60ACFU Datasheet - Page 80

no-image

XC908AS60ACFU

Manufacturer Part Number
XC908AS60ACFU
Description
MC68HC908AZ60A, MC68HC908AS60A Hcmos Microcontroller Unit Technical Data
Manufacturer
Motorola Semiconductor Products
Datasheet
FLASH-2 Memory
5.4.2 FLASH-2 Block Protect Register
Technical Data
80
NOTE:
Address:
ERASE — Erase Control Bit
PGM — Program Control Bit
The FLASH-2 Block Protect Register (FL2BPR) is implemented as a
byte within the FLASH-1 memory and therefore can only be written
during a FLASH programming sequence. The value in this register
determines the starting location of the protected range within the
FLASH-2 memory.
The FLASH-2 Block Protect Register (FL2BPR) controls the block
protection for the FLASH-2 array. However, FL2BPR is implemented
within the FLASH-1 memory array and therefore, the FLASH-1 Control
Register (FL1CR) must be used to program/erase FL2BPR.
FL2BPR[7:0] — Block Protect Register Bit7 to Bit0
Read:
Write:
This read/write bit configures the memory for erase operation.
ERASE is interlocked with the PGM bit such that both bits cannot be
set at the same time.
This read/write bit configures the memory for program operation.
PGM is interlocked with the ERASE bit such that both bits cannot be
equal to 1 or set to 1 at the same time.
These eight bits represent bits [14:7] of a 16-bit memory address. Bit-
15 is logic 1 and bits [6:0] are logic 0s.
1 = Erase operation selected
0 = Erase operation unselected
1 = Program operation selected
0 = Program operation unselected
Figure 5-2. FLASH-2 Block Protect Register (FL2BPR)
$FF81
BPR7
Bit 7
FLASH-2 Memory
BPR6
6
BPR5
5
BPR4
4
BPR3
3
MC68HC908AZ60A — Rev 2.0
BPR2
2
BPR1
1
MOTOROLA
BPR0
Bit 0

Related parts for XC908AS60ACFU