ep3c120f780c8nes Altera Corporation, ep3c120f780c8nes Datasheet - Page 107
ep3c120f780c8nes
Manufacturer Part Number
ep3c120f780c8nes
Description
Cyclone Iii Device Family
Manufacturer
Altera Corporation
Datasheet
1.EP3C120F780C8NES.pdf
(582 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 107 of 582
- Download datasheet (7Mb)
Figure 6–1. Clock Control Block
Notes to
(1)
(2)
(3)
(4)
Altera Corporation-Preliminary
March 2007
CLK[n + 3]
CLK[n + 2]
CLK[n + 1]
CLK[n]
The clkswitch signal can either be set through the configuration file or dynamically set when using the manual
PLL switchover feature. The output of the multiplexer is the input clock (fIN) for the PLL.
The clkselect[1..0] signals are fed by internal logic and can be used to dynamically select the clock source for
the global clock network when the device is in user mode.
The static clock select signals are set in the configuration file. Therefore, dynamic control when the device is in user
mode is not feasible.
You can use internal logic to enable or disable the global clock network in user mode.
Figure
6–1:
inclk1
inclk0
Static Clock Select (3)
CLKSWITCH (1)
The control block has two functions:
■
■
Figure 6–1
Each PLL generates five clock outputs through the c[4..0] counters.
Two of these clocks can drive the global clock network through a clock
control block as shown in
Notes
Dynamic global clock network clock source selection
Global clock network power-down (dynamic enable and disable)
f
IN
DPCLK or CDPCLK
(1), (2), (3),
shows the clock control block.
PLL
Internal Logic
C0
C1
C2
C3
C4
(4)
Figure
CLKSELECT[1..0] (2)
6–1.
Cyclone III Device Handbook, Volume 1
Clock Control Block
Static Clock
Select (3)
Internal Logic (4)
Enable/
Disable
Clock Networks
Global
Clock
6–7
Related parts for ep3c120f780c8nes
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: