ep3c120f780c8nes Altera Corporation, ep3c120f780c8nes Datasheet - Page 317
ep3c120f780c8nes
Manufacturer Part Number
ep3c120f780c8nes
Description
Cyclone Iii Device Family
Manufacturer
Altera Corporation
Datasheet
1.EP3C120F780C8NES.pdf
(582 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 317 of 582
- Download datasheet (7Mb)
Cyclone III JTAG
Instructions
Altera Corporation-Preliminary
March 2007
f
This section describes some JTAG instructions for Cyclone III devices.
These instructions are CONFIG_IO, ACTIVE_DISENGAGE,
ACTIVE_ENGAGE, EN_ACTIVE_CLK, DIS_ACTIVE_CLK, and
APFC_BOOT_ADDR.
For information on the JTAG binary instruction code, refer to the IEEE
1149.1 (JTAG) Boundary Scan Testing for Cyclone III Devices chapter in the
Cyclone III Device Handbook.
I/O Reconfiguration
The CONFIG_IO instruction is used to reconfigure the I/O configuration
shift register (IOCSR) chain. This instruction allows you to perform
board-level testing prior to configuring the Cyclone III device or waiting
for a configuration device to complete configuration. Once configuration
has been interrupted and JTAG testing is complete, the part must be
reconfigured via JTAG (PULSE_NCONFIG instruction) or by pulsing
nCONFIG pin low.
You can issue the CONFIG_IO instruction any time during user mode.
The CONFIG_IO instruction cannot be issued while nCONFIG pin is
asserted low (during power up) or immediately after issuing a JTAG
instruction that triggers reconfiguration. Refer to
page 10–82
You must meet the following timing restrictions when using CONFIG_IO
instruction:
■
■
■
CONFIG_IO instruction cannot be issued during nCONFIG pin low
Must observe 200 μs minimum wait time after, either one of the
following conditions:
●
●
●
Must wait 200 μs after power up, with nCONFIG pin high before
issuing CONFIG_IO instruction (or wait for nSTATUS pin goes high).
nCONFIG pin goes high
issuing PULSE_NCONFIG instruction
issuing ACTIVE_ENGAGE instruction, before issuing
CONFIG_IO instruction
on the wait-time for issuing the CONFIG_IO instruction.
Cyclone III Device Handbook, Volume 1
Cyclone III JTAG Instructions
Table 10–16 on
10–81
Related parts for ep3c120f780c8nes
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: