ade7854 Analog Devices, Inc., ade7854 Datasheet - Page 58
![no-image](/images/no-image-200.jpg)
ade7854
Manufacturer Part Number
ade7854
Description
Poly Phase Multifunction Energy Metering Ic With Neutral Current Measurement
Manufacturer
Analog Devices, Inc.
Datasheet
1.ADE7854.pdf
(71 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ade7854ACPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADE7854
Table 22. Configuration and power quality registers
Address
0xE500
0xE501
0xE502
0xE503
0xE504-
0xE506
0xE507
0xE508
0xE509
0xE50A
0xE50B
0xE50C
0xE50D
0xE50E
0xE50F
0xE510
0xE511
0xE512
0xE513
0xE514
0xE515
0xE516-
0xE518
0xE519
0xE51A
0xE51B
0xE51C-
0xE51E
0xE51F
0xE520
0xE521-
0xE52E
0xE600
0xE601
0xE602
0xE603
0xE604-
0xE606
0xE607
0xE608
0xE609-
0xE60B
0xE60C
0xE60D
0xE60E
0xE60F
0xE610
Name
IPEAK
VPEAK
STATUS0
STATUS1
Reserved
OILVL
OVLVL
SAGLVL
MASK0
MASK1
IAWV
IBWV
ICWV
Reserved
VAWV
VBWV
VCWV
AWATT
BWATT
CWATT
Reserved
AVA
BVA
CVA
Reserved
CHECKSUM
VNOM
reserved
PHSTATUS
ANGLE0
ANGLE1
ANGLE2
reserved
PERIOD
PHNOLOAD
reserved
LINECYC
ZXTOUT
COMPMODE
GAIN
CFMODE
R/W
R
R
R
R
R
R/W
R/W
R/W
R/W
R/W
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R/W
R
R
R
R
R
R
R/W
R/W
R/W
R/W
R/W
1
Bit
Length
32
32
32
32
24
24
24
32
32
24
24
24
24
24
24
24
24
24
24
24
24
32
24
16
16
16
16
16
16
16
16
16
16
16
Bit Length
during
comm
32
32
32
32
32 ZP
32 ZP
32 ZP
32
32
32 SE
32 SE
32 SE
32 SE
32 SE
32 SE
32 SE
32 SE
32 SE
32 SE
32 SE
32 SE
32
32 ZP
16
16
16
16
16
16
16
16
16
16
16
2
Rev. PrC| Page 58 of 71
Type
U
U
U
U
U
U
U
U
U
S
S
S
S
S
S
S
S
S
S
S
S
U
S
U
U
U
U
U
U
U
U
U
U
U
3
Default
Value
NA
NA
NA
NA
0xFFFFFF
0xFFFFFF
0x000000
0x00000000
0x00000000
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
0x2689B124
0x000000
NA
NA
NA
NA
NA
NA
0xFFFF
0xFFFF
0x01FF
0x0000
0x0E88
Description
Current peak register. (Figure 34 and Table 24)
Voltage peak register. (Figure 34 and Table 25)
Interrupt status register 0. (Table 26).
Interrupt status register 1. (Table 27 ).
Overcurrent threshold
Overvoltage threshold
Voltage sag level threshold
Interrupt enable register 0. (Table 28).
Interrupt enable register 1. (Table 29)
Instantaneous value of phase A current
Instantaneous value of phase B current
Instantaneous value of phase C current
Instantaneous value of phase A voltage
Instantaneous value of phase B voltage
Instantaneous value of phase C voltage
Instantaneous value of phase A total active power
Instantaneous value of phase B total active power
Instantaneous value of phase B total active power
Instantaneous value of phase A apparent power
Instantaneous value of phase Bapparent power
Instantaneous value of phase B apparent power
Checksum verification. See Checksum Register
section for details
Nominal phase voltage rms used in the alternative
computation of the apparent power
These addresses should not be written for proper
operation
Phase peak register. See Table 30 for details.
Time delay 0. See Time Interval Between Phases
section for details
Time delay 1. See Time Interval Between Phases
section for details
Time delay 2. See Time Interval Between Phases
section for details
These addresses should not be written for proper
operation
Network line period
Phase no-load register. (Table 31 )
These addresses should not be written for proper
operation
Line cycle accumulation mode count
Zero crossing timeout count
Computation mode register. (Table 32)
PGA gains at ADC inputs. (Table 33 )
CFx, x=1,2,3 configuration register. (Table 34)
Preliminary Technical Data