peb2035 ETC-unknow, peb2035 Datasheet - Page 101

no-image

peb2035

Manufacturer Part Number
peb2035
Description
Communications Advanced Cmos Frame Aligner
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2035
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035N
Manufacturer:
SIEMENS
Quantity:
25
Part Number:
peb2035N
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
peb2035N
Manufacturer:
MIENENS
Quantity:
20 000
Part Number:
peb2035N
Quantity:
50
Part Number:
peb2035N-V4.1
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035N-VA3
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 076
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 087
Part Number:
peb2035NV4.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
peb2035P
Manufacturer:
INFINEON
Quantity:
1 000
General Configuration Register (WRITE)
GCR
AIS3 ... Select AIS Condition
XRA ... Transmit Remote Alarm
CRCI ... CRC6 Inversion
TM ... Transparent Mode
Note: For loop back via the system interface (RDO connected with XDI/XSIG) channel translation
Semiconductor Group
0 ... AIS is indicated (RSR.AIS) when two or less zeros in the received bit stream are detected
1 ... AIS detection is only enabled when ACFA is in asynchronous state. The alarm is indicated
F4:
F12:
ESF:
F72:
time
mode 0 (MODE.CTM = 0) has to be used to guarantee correct assignment of FS/DL bits to
the data of the frame.
in a time interval of 12 frames (F4, F12, F72) or 24 frames (ESF).
(RSR.AIS) when
– three or less zeros within a time interval of 12 frames (F4, F12, F72), or
– five or less zeros within a time interval of 24 frames (ESF)
are detected in the received bit stream.
If high remote alarm is sent via PCM route. Clearing the bit will remove the remote alarm
pattern. Remote alarm indication depends on the multiframe structure as follows:
If set, all CRC bits of one outgoing extended multiframe are inverted in case a CRC error is
flagged for the previous received multiframe.
Setting this bit enables the transparent mode:
– In transmit direction bit 8 of every FS/DL time-slot from the system internal highway (XDI)
is inserted in the F-bit position of the outgoing frame. Internal framing generation, insertion
of CRC and DL data is disabled.
– In receive direction the framing bit is also forwarded to RDO and inserted in the FS/DL
slot. Bit RDCF (bit 1 of FS/DL time-slot) indicates a DL bit.
– CCR.SRAF = 0: bit2 = 0 in every speech channel
– CCR.SRAF = 1: FS-bit of frame 12 is forced to ‘1’
– CCR.SRAF = 0: pattern ‘1111 1111 0000 0000...’ in data link channel
– CCR.SRAF = 1: bit2 = 0 in every speech channel
7
AIS3
1
bit2 = 0 in every speech channel
bit2 = 0 in every speech channel
XRA
CRCI
101
TM
AUTO
FM1
FM0
0
PEB 2035
(04)

Related parts for peb2035