peb2035 ETC-unknow, peb2035 Datasheet - Page 102

no-image

peb2035

Manufacturer Part Number
peb2035
Description
Communications Advanced Cmos Frame Aligner
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2035
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035N
Manufacturer:
SIEMENS
Quantity:
25
Part Number:
peb2035N
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
peb2035N
Manufacturer:
MIENENS
Quantity:
20 000
Part Number:
peb2035N
Quantity:
50
Part Number:
peb2035N-V4.1
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035N-VA3
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 076
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 087
Part Number:
peb2035NV4.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
peb2035P
Manufacturer:
INFINEON
Quantity:
1 000
AUTO ... Enable Auto Resynchronization
FM1 ... FM0 ... Select Frame Mode
Transmit FS/DL Data (WRITE)
XFDL
XMAK ... XMFB Interrupt Acknowledge (NOT READABLE)
RMAK ... RMFB Interrupt Acknowledge
XFD5 ... XFD0 ... Transmit FS/DL Data
Semiconductor Group
0 ... The receiver will not resynchronize automatically. Starting a new synchronization procedure
1 ... Auto-resynchronization is enabled.
is possible via the bits: CCR.EXLS or CCR.FRS.
FM = 0: 12-frame multiframe format (F12, D3/4)
FM = 1: 4-frame multiframe format (F4)
FM = 2: 24-frame multiframe format (ESF)
FM = 3: 72-frame multiframe format (F72, remote switch mode)
A ‘1’ will reset the valid marker pulse at the port XMFB (normal length: two frames). This
bit is useful for interrupt applications if access to FS/DL-bits is done via the microprocessor
interface. Resetting the bit is not necessary.
(NOT READABLE)
A ‘1’ will reset the valid marker pulse at the port RMFB (normal length: two frames). This bit
is useful for interrupt applications if access to FS/DL-bits is done via the microprocessor
interface. Resetting the bit is not necessary.
Only significant for F4, ESF and F72 format.
XFD5: DL bit of frame 11 (23),FS bit of frame n + 12
XFD4: DL bit of frame 9 (21),FS bit of frame n + 10
XFD3: DL bit of frame 7 (19),FS bit of frame n + 8
XFD2: DL bit of frame 5 (17),FS bit of frame n + 6
XFD1: DL bit of frame 3 (15),FS bit of frame n + 4
XFD0: DL bit of frame 1 (13),FS bit of frame n + 2
The microprocessor should update this register every 12 frames after request signal XMFB
goes active. Otherwise, the previous contents are sent out. The relationship to the
multiframe structure is given by the bits MFR.XMB and MFR.XRS. The bit-frame allocation
in F4 format is not definite. In F72 format, transmission of data link information is stopped
ESF and
7
XMAK RMAK XFD5
F4 format: n = 0
F72 format: n = 24, 36, 48, 60
102
XFD0
0
PEB 2035
(05)

Related parts for peb2035