n25q032 Numonyx, n25q032 Datasheet - Page 115

• Manufacturer Part Number: n25q032
• Description: 32-mbit 3 V, Multiple I/o, 4-kbyte Subsector Erase, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
• Manufacturer: Numonyx

9.3.5
DQ0
DQ3
DQ1
DQ2
C
S
Figure 75. Read OTP instruction and data-out sequence QIO-SPI
Write Enable (WREN)
The Write Enable (WREN) instruction sets the Write Enable Latch (WEL) bit. Apart form the
parallelizing of the instruction code on the four pins DQ0, DQ1, DQ2 and DQ3, the
instruction functionality is exactly the same as the Write Enable instruction of the Extended
SPI protocol, please refer to
Figure 76. Write Enable instruction sequence QIO-SPI
Instruction
0
1
21 17 13 9
20 16 12 8
22 18 14 10
23 19 15 11
DQ0
DQ3
DQ1
2
DQ2
S
C
3
4
Section 9.1.10: Write Enable (WREN)
5
5
4
6
7
6
Instruction
0
1
0
2
3
7
Quad_Write_Enable
8
1
9 10
Dummy (ex.: 10)
15 16 17 18
5
4
6
7
out 1
Data
19
0
1
3
2
for further details.
20
5
4
7
out n
6
Data
21
0
1
3
2
22
4
5
7
6
23
0
1
3
2
115/160